CS 3889 Arithmetic Logic Unit

A.R. Hurson 323 CS Building, Missouri S&T hurson@mst.edu



- * Motivation
- Design of a simple ALU
- ✤ How to design an ALU
- Fast ALU design
 - Fast Adder
 - Fast Multiplier
 - Fast Divider

- •You are expected to be familiar with:
 - * Representation of numbers,
 - * Basic arithmetic operations in digital systems, including: addition, multiplication, and division,

*Concept of serial, parallel, and modular ALU

♦If not then you need to study CS3889.module4

Arithmetic and Logic Unit (ALU)

- In an attempt to improve the performance, this section will talk about the Arithmetic Logic Unit.
- *In regard to our earlier *CPU time*, we are looking at techniques to reduce p.

$$T = I_c * CPI * \tau = I_c * (p+m*k)* \tau$$

Arithmetic and Logic Unit (ALU)

*It is a functional box designed to perform basic arithmetic, logic, and shift operations on the data.

Implementation of the basic operations such as logic, program control, and data transfer operations are easier than arithmetic and I/O operations. Therefore, in this section we concentrate on arithmetic operations.

Arithmetic and Logic Unit (ALU)
*An ALU can be of three types:
Serial
Parallel (see CS 3889.module4 for definitions and more discussion about serial and parallel ALU)
Functional (Modular)

Arithmetic and Logic Unit (ALU)

- Is it possible to improve the performance of an ALU beyond the performance of a modular ALU?
- *Naturally, we can improve the performance (physical speed) by taking advantage of the advances in technology.
- *How can we improve the logical speed of the ALU further?

Arithmetic and Logic Unit (ALU)

- In a functional ALU, is it possible to devise algorithms which allow one to improve the performance of the basic operations?
- *If this is a valid direction, then the question of how to design a fast ALU will change to "how to design a fast adder, a fast multiplier, ...?"



*As a computer architect, how do you design an ALU? In another words, in an attempt to design an ALU, what issues do you need to take into consideration?



- **How to design an adder faster than a parallel adder?**
- *What is the major bottle-neck in a parallel adder?
- *Is the carry generation and propagation the major bottleneck?
- * Is it possible to eliminate, moderate, or reduce the delay of carry generation and propagation?

Arithmetic and Logic Unit (ALU)
*Carry Lookahead
Scheme 1
Scheme 2
*Carry Select
*Carry Lookahead plus Carry Select



★Carry Lookahead — Generate and propagate carries ahead of time, relative to a parallel adder.

Fast Adder Basic Building Block — A 4-Bit Adder





Fast Adder
*Carry Lookahead (Scheme 1) $C_{i+1} = A_i B_i + (A_i \oplus B_i) C_i = A_i B_i + (A_i + B_i) C_i$ Carry Generate term (G_i)
Carry Propagate Term (P_i)



Fast Adder — Carry Lookahead (Scheme 1)

Extended 4-Bit Full Adder





 ◆ Fast Adder — Carry Lookahead (Scheme 1)
 * Extended 4-Bit Full Adder — Timing d ≅ 2∆t p^s and g^s are generated in d C^s are generated after another d F^s are generated after another d

Carry Lookahead (Scheme 1)

 P_1

< Ci

 P_3

Fast Adder — Carry Lookahead (Scheme 1)



Fast Adder — Carry Lookahead (Scheme 2)



Timing

 $CLA = 5\Delta t$ Cascades of CLAs overlap 1 Δt operation





★Carry Select

• Carry-in to a 4-bit full adder is either 0 or 1.

- Duplicate each stage e.g., 4-bit full adder.
- •Initiate each unit in a stage with carry-in of 0 and 1.

• Use a multiplexer to select the correct answer.



Questions

- ★Calculate the execution time of a 16-bit adder using carry lookahead scheme 1.
- ★Formulate the execution time of an n-bit adder using carry lookahead scheme 1 (n is a multiple of 4).
- ★Calculate the execution time of a 16-bit adder using carry lookahead Scheme 2.
- ★Formulate the execution time of an n-bit adder using carry lookahead scheme 2 (n is a multiple of 4).



- Calculate the execution time of a 16-bit adder using carry select scheme.
- *Formulate the execution time of an n-bit adder using carry select scheme.
- *Is it possible to combine carry lookahead and carry select concepts to design a faster adder?

Multiplication

- Multiplication can be performed as a sequence of repeated additions.
- * A * B is interpreted as add A, B times. However, such a scheme is very inefficient with a time complexity of O(m) where *m* is the magnitude of *B*.
- *A better approach to multiplication, add-and-shift, produces a time complexity of O(n) where *n* is the length of the *B*.

- Add-and-shift hardware configuration
 - *Multiplier and multiplicand are two n-bit unsigned numbers,
 - *Result is a 2n-bit number stored in an accumulator and multiplier registers.



26

Add-and-shift — Algorithm

- *In each iteration the least-significant bit of multiplier is checked;
 - if one, then multiplicand is added to the accumulator and the contents of accumulator and multiplier is shifted right one position.
 - if zero, just shift accumulator and multiplier to the right.
 - See module3.background for additional discussion about Add-and-shift algorithm.

Multiplication — Booth's Algorithm

- *Booth's algorithm is an extension to the add-and-shift approach.
- In each iteration two bits of multiplier are being investigated and proper action(s) will be taken according to the following coding table:
 - 00 no action shift right once
 - 01 add multiplicand shift right once
 - 10 sub multiplicand shift right once
 - 11 no action shift right once

See module3.background for more discussion about Booth's algorithm.

Multiplication — Modified Booth's Algorithm
 *Check 3 bits of multiplier at a time and take proper steps as follows:

- 000 no action
- 001 add multiplicand
- 010 add multiplicand
- 011 add 2*multiplicand
- 100 sub 2*multiplicand
- 101 sub multiplicand
- 110 sub multiplicand
- 111 no action

shift right twice shift right twice

Multiplication — Booth's Algorithm

- *Any version of Booth's algorithm allows a sequence of consecutive 1^s to be bypassed.
- Modified Booth's Algorithm is faster than Booth's Algorithm.
- *Booth's Algorithm can be further extended by looking at 4 bits, (5 bits, ...) at a time and taking proper actions according to the proper encoding table.

Multiplication — Modified Booth's Algorithm

001011 * 011001	Extension
000000 0110010	$_{-}$ 010 \Rightarrow add B, shift twice
001011 0110010 000010 1101100 101010	$_{-}$ 100 ⇒ sub 2B, shift twice
101100 1101100 111011 0011011 010110	$_{-}$ 011 \Rightarrow add 2B, shift twice
010001 0011011 000100 010011 0	
Answer 🦯	

Multiplication

- The add-and-shift algorithm can be used to multiply numbers (say A and B) in 2^s complement, if the result is adjusted properly. Three cases can be recognized.
 - •Case 1: A positive; B negative
 - •Case 2: A negative; B positive
 - •Case 3: A negative; B negative

Multiplication — Case 1: A positive B negative *Proof

$$A * \widetilde{B} = A * (2^{n} - B) = 2^{n}A - A * B$$
$$A * B = 2^{n}A - A * \widetilde{B}$$
$$2^{2n} - A * B = 2^{2n} - 2^{n}A + A * \widetilde{B}$$
$$\widetilde{AB} = 2^{n}(2^{n} - A) + A * \widetilde{B} = 2^{n}\widetilde{A} + A * \widetilde{B}$$

Multiply A and B using add-and-shift algorithm and adjust the result by 2^n \widetilde{A}



- **★**Justify case 2 and case 3.
- ★Is it possible to use the same technique for 1^s complement numbers?

Multiplication — Example

Perform 00101 * 11010 using add-and-shift algorithm, numbers are in 2^s complement format:

E	AC	А	
0	00000	11010	$A_n = 0$, shift i
0	00000	01101	$A_n = 1$, add B
	00101		<u> </u>
0	00101	01101	Shift right EA
0	00010	10110	$A_n = 0$, shift 1
0	00001	01011	$A_n = 1$, add B
	00101		
0	00110	01011	Shift right EA
0	00011	00101	$A_n = 1$, add E
	00101		<u> </u>
0	01000	00101	Shift right EA
0	00100	00010	Adjust the res
	11011		
	11111	00010	< Answer

shift right EACA add B

tht EACA shift right EACA add B

nt EACA add B

ht EACA ne result
Fast Multiplication

Reduction of Summands

- •Generate matrix of summands (partial products).
- •Go over several reduction stages using 2-2 and 3-2 adders.
- In final stage (2 rows) use a fast adder to generate the result.

Fast Multiplication — Reduction of Summands





Fast Multiplication — Reduction of Summands
*It is suitable for unsigned numbers.
*Number of reduction stages depends on the length of the multiplier.

Execution time:



Fast Multiplication

Iterative Method

•Multiplication of 2 n-bit numbers can be converted into four multiplications of n/2-bit numbers and two additions.

•This scheme can be iteratively applied to all multiplication terms

♦ Fast Multiplication — Iterative Method

$$X = 2^{n/2} a + b, Y = 2^{n/2} c + d$$

X*Y=(2^{n/2} a+b)*(2^{n/2} c+d)= 2ⁿ(ac)+ 2^{n/2} (ad+bc)+bd

♦ Fast Multiplication — Iterative Method



◆ Fast Multiplication ★Iterative Method — An Example $x = a_3a_2a_1a_0$ $y = b_3b_2b_1b_0$ $x^*y = 2^4(a_3a_2)(b_3b_2) + 2^2[(a_3a_2)(b_1b_0) + (a_1a_0)(b_3b_2)] + (a_1a_0)(b_1b_0)$

Fast Multiplication *Iterative Method — An Example x = 1010 y = 1100



								a7	a ₆	a5	a ₄	a3	a ₂	a ₁	a ₀
								b ₇	b ₆	b ₅	b ₄	b ₃	b ₂	b ₁	b_0
								a ₇ b ₀	a ₆ b ₀	a ₅ b ₀	a ₄ b ₀	a ₃ b ₀	a ₂ b ₀	a ₁ b ₀	a_0b_0
							a7b1	a ₆ b1	a5b1	a4b1	a ₃ b ₁	a ₂ b ₁	a ₁ b ₁	a ₀ b ₁	
						a7b2	a ₆ b ₂	a5b2	a ₄ b ₂	a ₃ b ₂	a ₂ b ₂	a ₁ b ₂	a_0b_2		
					a7b3	a ₆ b3	a5b3	a4b3	a3b3	a ₂ b ₃	a ₁ b3	a ₀ b3			
				a7b4	a ₆ b ₄	a5b4	a4b4	a3b4	a ₂ b ₄	a ₁ b ₄	a ₀ b ₄				
			a7b5	a ₆ b5	a5b5	a ₄ b ₅	a ₃ b ₅	a ₂ b ₅	a ₁ b ₅	a ₀ b ₅					
		a7b6	a ₆ b ₆	a5b6	a4b6	a3b6	a ₂ b ₆	a ₁ b ₆	a ₀ b ₆						
	a7b7	a ₆ b7	a5b7	a ₄ b ₇	a ₃ b ₇	a ₂ b ₇	a ₁ b ₇	a ₀ b ₇							
2 ¹⁵	214	2 ¹³	212	211	2 ¹⁰	29	2 ⁸	27	26	2 ⁵	24	2 ³	2 ²	21	2^{0}

Fast Multiplication

Hurson's Scheme — Observations

In a parallel multiplier unit first an n*n matrix of partial products (M) is generated and then elements in each column are added.

Fast Multiplication

Hurson's Scheme — Observations

- An element m_{ij} in M is the result of an AND operation between the ith bit of multiplicand and jth bit of multiplier.
- In each column, zero elements do not affect the summation in that column and carry to the next column.
- Each pair of 1^s in a column contributes a carry to the next column.
- The result of summation for each column is either zero (even number of 1^s) or one (odd number of 1^s).

Fast Multiplication — Hurson's Scheme

- ★Generate only non-zero elements in each column.
- *For each pair of 1^s in a column generate a carry to the next column.
- *Count the number of 1^s in each column.





•Use a binary tree of full-adders to calculate the result in a pipeline fashion

Fast Multiplication — Full Adder Tree





- *For an n * n multiplication, calculate the execution time of the operation using full adder tree scheme.
- *Show the "snap shots" of the events to perform: 1101 * 1011 using full adder tree scheme.

Fast Multiplication — Column Compression

- *Assume that a population counter is available that can count the number of 1^{s} in an n-bit word, producing a $1+\lfloor \log_{2}n \rfloor$ bit result.
- Similar to the reduction of summands technique one can go through several reduction stages to compress the number of bits in each column.

Fast Multiplication — Column Compression
Generate matrix of summands.
Go over several stages using population counters.
In final stage (2 elements in each column) use

In final stage (2 elements in each column) use a fast adder to generate the result.







*Formulate the execution time of an n * n multiplier unit using column compression scheme.



- Similar to multiplication, one can develop a routine to perform division as a sequence of subtractions.
- *However, such an algorithm is very inefficient and slow.
- Instead one can develop an algorithm which performs division as a sequence of Compare, Shift and Subtract operations.



- ★One should note that division in a binary system is much simpler than the division in decimal system, since the quotient digits are either 0 or 1.
- *To minimize the hardware requirements, we should remember that:

• Comparison can be performed via arithmetic operation (s).

• Subtraction can be performed via complement-addition.

★In other words; division requires almost the same hardware modules as multiplication does.



- * Division can be carried out as a sequence of n iterations.
- * Dividend is a double register.
- * One bit of the quotient is generated in each iteration.
- * At the end of the operation, the quotient is in the 1st half part of the double register (low-order part), and remainder is in the 2nd half part.
- * Sign of the quotient is the X-OR of the signs of dividend and divisor.
- * Sign of the remainder is the same as the sign of the dividend.



Methods of Division

There are several different algorithms for division:
 Restoring Method
 Non-Restoring Method
 Direct Comparison

Fast Division — SRT Method

- *Faster direct division can be developed on normalized numbers by observing sequences of more than one bit of the dividend or partial remainder - i.e., sequences of 0^s and 1^s can be skipped.
- *This method was proposed to improve binary floating-point arithmetic.

Fast Division — SRT Method

*****Assumptions

- The dividend and divisor are binary fractions.
- The divisor (B) is an n-bit normalized number i.e., $B = .1b_{n-2} \dots b_1 b_0$, $.5 \le B < 1$.
- The dividend-quotient (AQ) combination is a 2n-bit register - i.e.,



Fast Division — SRT Method

*****Assumptions

- •The dividend is normalized during the division operation.
- Divide overflow condition will be detected and steps are taken in order for it to be overcome.

Fast Division — SRT Method

- *The divisor is normalized and the dividendquotient combination is adjusted by shifting it left the same number of positions that the divisor was shifted during normalization.
- *This step allows that the relative magnitudes of divisor and dividend remain the same.

Fast Division — SRT Method

*AQ is normalized — i.e., for each shift left a 0 is inserted for q_0 — Skipping over zeros.



*After this step, repeat the following sequence of steps:

♦ Fast Division — SRT Method

*Subtract divisor from the dividend:

• If positive result, a 1 is inserted for q_0 and left shift AQ register.



•If negative result - i.e.,

$$AQ = 1.1 \dots a_1 a_0 q_{n-1} \dots 0 0 \dots 0$$

Insert 0 for q₀ and shift left AQ register
Shift over 1^s, and insert 1^s until



Add B to A and shift AQ to left

Fast Division — SRT Method *Perform the following operation

A Q

$$AQ = .00000 \ 101111$$
 (23 * 2⁻¹⁰)
 $B = .00101$ (5 * 2⁻⁵)
Normalized B = .10100
Normalized B = 1.01100

Fast Division — SRT Method

	.00000	10111
Adjust AQ	.00010	111**
Shift over 0 ^s	.10111	**000
Subtract B	<u>1.01100</u>	
Positive Result:	0.00011	**000
Shift AQ left, $q_0 \leftarrow 1$.0011*	*0001
Shift over 0 ^s	<u>.11</u> **0	<u>00100</u>
Ren	Quotien	

Fast Division — SRT Method


Fast Division — SRT Method

Adjust AQ Shift over 0^s Subtract B **Positive Result:** Shift AQ left, $q_0 \leftarrow 1$ Shift over 0^s Subtract B **Positive Result:** Shift AQ left, $q_0 \leftarrow 1$

.00001	10111
.00011	0111*
.11011	1*000
<u>1.01100</u>	
0.00111	1*000
.01111	*0001
.1111*	00010
<u>1.01100</u>	
0.0101*	00010
.101* 0	00101

Fast Division — SRT Method

A Q Q = .00101 00100 B = .01111Normalized B = .11110
Normalized B = 1.00010

Fast Division — SRT Method

Adjust AQ Shift over 0^{s} Subtract B Negative Result: Shift AQ left, $q_{0} \leftarrow 0$ Add B Positive Result: Shift AQ left, $q_{0} \leftarrow 1$ Subtract B Negative Result:

.00101	00100
.01010	0100*
.10100	100*0
1.00010	
1.10110	100*0
1.01101	00*00
<u>.11110</u>	
0.01011	00*00
.10110	0*001
1.00010	
1.11000	0*001

Fast Division — SRT Method

Negative Result: Shift AQ left, $q_0 \leftarrow 0$ Shift over 1^s Add B Negative Result: Shift AQ left, $q_0 \leftarrow 0$ Correct remainder by shifting A and adding B

1.11000	0*001	
1.10000	*0010	
1.0000*	00101	
<u>.11110</u>		
1.1111*	00101	
1.111*0	01010	
1.1111*		auntien
<u>.11110</u>		quotion
0.1110*		

Remainder

Fast Division — Divisor Reciprocation

*This method generates the reciprocal of the divisor using an iterative process, and then obtains the quotient by multiplying the dividend by the divisor reciprocal

$$A/B = A * (1/B)$$

Fast Division — Divisor Reciprocation

The divisor (B) is assumed to be a positive and normalized number,

 $1/2 \le B < 1 \implies 1 < 1/B \le 2$

*An initial value $X_0 \approx 1/B$ is determined using a ROM table or a combinational logic circuit,

$$\mathbf{B} = .1\mathbf{b}_2\mathbf{b}_3 \dots \mathbf{b}_n \Longrightarrow \mathbf{X}_0 = 1.\mathbf{d}_1\mathbf{d}_2 \dots \mathbf{d}_n$$

Fast Division — Divisor Reciprocation

*Then the following iterative cycles will be performed to determine the inverse value with reasonable accuracy

$$a_{0} = Bx_{0} \quad \begin{cases} x_{1} = x_{0}(2 - a_{0}) \\ a_{1} = a_{0}(2 - a_{0}) \end{cases}, \quad \begin{cases} x_{2} = x_{1}(2 - a_{1}) \\ a_{2} = a_{1}(2 - a_{1}) \end{cases}, \quad \begin{cases} x_{n} = x_{n-1}(2 - a_{n-1}) \\ a_{n} = a_{n-1}(2 - a_{n-1}) \end{cases}$$

*The number of iterations (n) will be chosen to satisfy the following relation: $1-B \times x_n \le \varepsilon$

Relative error

Fast Division — Divisor Reciprocation *Assume $B = .75 \implies 1/B = 1.3333 \dots$ *****Take $X_0 = 1$, naturally X_0 is not the exact inverse of B and the error is $\delta = .333333...$ $X_1 = X_0 (2-BX_0) = 1 (2-.75) = 1.25$ $\delta = .08333...$ $X_2 = X_1 (2-BX_1) = 1.25 (2-.75 * 1.25) = 1.328125$ $\delta = .005208333...$ $X_3 = X_2 (2-BX_2) = 1.328125 (2-.75 * 1.32815)$ $\delta = .000020333...$ =1.333313

Newton's Method

Fast Division — Multiplicative Division
*The operation of division is replaced by that of finding a factor *F* such that:
B * F =1 and A * F = Q
*An iterative method can be used to determine *F*.

◆Fast Division — Multiplicative Division *In each iteration a constant factor (multiplying factor) F_i (1 ≤ i ≤ n) is calculated to converge the denominator (Divisor) rapidly toward 1.

$$Q = \frac{A * F_0 * F_1 * ... * F_n}{B * F_0 * F_1 * ... * F_n}$$

Fast Division — Multiplicative Division
 * The numerator (dividend) and the denominator (divisor) are both positive fractions.
 * The divisor is a normalized number and the dividend is shifted accordingly.

$1/2 \leq B < 1, \quad B = 1-\delta \implies 0 < \delta \leq 1/2$

Fast Division — Multiplicative Division $\mathbf{*}F_{i}^{s}(0 \leq i \leq n)$ are chosen such that $B_{i-1} < B_{i}$, Where $B_0 = B^* F_0$ $B_1 = B^* F_0^* F_1$ $B_{i-1} = B^* F_0^* F_1^* \dots * F_{i-1}$ $B_i = B * F_0 * F_1 * ... * F_{i-1} * F_i$ $B_{n} = B_{n-1} * F_{n}$

Fast Division — Multiplicative Division $*B = 1 - \delta \implies F_0 = 1 + \delta$, hence: $B_0 = (1 - \delta)(1 + \delta) = 1 - \delta^2 \Longrightarrow B_0$ is closer to 1 than B $*F_1 = 1 + \delta^2$ hence: $B_1 = B_0 * F_1 = (1 - \delta^2)(1 + \delta^2) = (1 - \delta^4)$ $F_i = 1 + \delta^{2i}$

Fast Division — Multiplicative Division

- *Note: The initial multiplying factor (F_0) can be obtained by a table look up.
- *Note: Since we are dealing with binary numbers

$$F_i = 1 + \delta^{2^i} = 2 - (1 - \delta^{2^i}) = 2 - B_{i-1} = B_{i-1}$$

Fast Division — Multiplicative Division

- *For each iteration two multiplications are required:
 - One to process the next denominator from which the next multiplying factor is obtained, and
 - One that produces the next numerator.

Fast Division — Multiplicative Division

 F_0 Obtain $F_1 = \widetilde{B}_0$

 $F_2 = B_1$

 $\begin{array}{ll} B_{0} = B * F_{0} & A_{0} = A * F_{0} \\ B_{1} = B_{0} * F_{1} & A_{1} = A_{0} * F_{1} \\ If B_{1} = 1 \text{ then } A_{1} = Q, \text{ Terminate} \\ B_{2} = B_{1} * F_{2} & A_{2} = A_{1} * F_{2} \\ If B_{2} = 1 \text{ then } A_{2} = Q, \text{ Terminate} \end{array}$