Computation Gap Instruction Level Parallelism

A.R. Hurson Computer Science Department Missouri Science & Technology hurson@mst.edu

Computation gap is defined as the difference between computational power demanded the application environments computational capability of the exist computers.

Today, one can find many applications where require orders of magnitude magnitude magnitudes of the computations than the capability of the called super-computers and super-systems.

Some Applications

➤It is estimated that the so called Prob Solving and Inference Systems require environment with the computational powe the order of 100 MLIPS to 1 GLIPS (1 LIF 100-1000 instructions).

Some Applications

Experiences in Fluid Dynamics have sh that the conventional super-computers calculate steady 2-dimensional flow in minu

However, conventional super-computer require up to 20 hours to handle time depen 2-dimensional flow or steady 3-dimensi flows on simple objects.

Some Applications

Numerical Aerodynamics Simulator require environment with a sustained speed of 1 bil FLOPS.

Strategic Defense Initiative requires distributed, fault tolerant compuenvironment with a processing rate of MOPS.

Some Applications

U.S. Patent Office and Trademark has a databas size 25 terabytes subject to search and update.

An angiogram department of a mid-size hos generates more than 64 * 10¹¹ bits of data a year.

NASA's Earth Observing System will generate than 11,000 terabytes of data during the 15-year period of the project.

| Jar | orm | 1910A |
|-----|-----|-------|
| | | lance |

| CDC | STAR-100 | 25-100 | MFLO |
|--------------|-----------|--------|------|
| DAP | | 100 | MFLO |
| ILLIAC IV | | 160 | MFLO |
| HEP | | 160 | MFLO |
| CRAY-1 | | 25-80 | MFLO |
| CRAY X-MP(1) | | 210 | MFLO |
| CRAY X-MP(4) | | 840 | MFLO |
| CRAY-2 | | 250 | MFLO |
| CDC | CYBER | 400 | MFLO |
| | 200 | | |
| Hitachi | S-810(10) | 315 | MFLO |
| Hitachi | S-810(20) | 630 | MFLO |
| Fujitsu | FACOM | 140 | MFLO |
| | VP-50 | | |
| Fujitsu | FACOM | 285 | MFLO |
| | VP-100 | | |
| Fujistu | FACOM | 570 | MFLO |
| | VP-200 | | |
| Fujistu | FACOM | 1,140 | MFLO |
| | VP-400 | | |
| | | | |



| SX-1 | 570 | MFLOPS |
|----------------|--|--|
| SX-2 | 1,300 | MFLOPS |
| RP3 | 1,000 | MFLOPS |
| 8-bit integer | 1,545-6,553 | MIPS |
| 12-bit integer | 795-4,428 | MIPS |
| 16-bit integer | 484-3,343 | MIPS |
| 32-bit FL | 165-470 | MIPS |
| 40-bit FL | 126-383 | MIPS |
| | SX-1 SX-2 RP3 8-bit integer 12-bit integer 16-bit integer 32-bit FL 40-bit FL | SX-1570SX-21,300RP31,0008-bit integer1,545-6,55312-bit integer795-4,42816-bit integer484-3,34332-bit FL165-47040-bit FL126-383 |

Performance
NEC (Earth System) 35 tera FLOPS
IBM Blue Gene 70 tera FLOPS

Some New Applications

- A recent estimate puts the amount of new inform generated in 2002 to be 5 exabytes (1 exabyte= 10¹⁸ which is approximately equal to all words spoken by he beings) and 92% of this information is in hard disk. Wh good fraction of this information is of transient int useful information of archival value will continuaccumulate.
- The TREC database holds around 800 million static phaving 6 trillion bytes of plain text equal to the size million books.
- The Google system routinely accumulates millions of of new text information every week.



Problem

Suppose a machine capable of handling characters per second is in hand. How does it take to search 25 terabytes of data?

$$\frac{25 * 10^{-12}}{10^{-6}} = 25 * 10^{-6} \text{ sec.} \approx 4 * 10^{-5} \text{ min.} \approx 7 * 10^{-3} \text{ Hours} \approx 290 \text{ ds}$$

Even if the performance is improved by a factor of 1000, it takes about 8 hours to exhaustively search this database!

Problem
NOT PRACTICAL!
WHAT ARE THE SOLUTIONS?

Reduce the amount of needed computation (advances in software technology algorithms).

Improve the speed of the computers:

- Physical Speed (Advances in hardweighter hardweighter).
- Logical Speed (Advances in comparchitecture/organization).

Architectural Advances of the processor Organization

Organization of the conventional uni-proce systems can be modified in order to remove existing bottlenecks. For example, Access is one of the problems in the von Neun organization.

Access Gap

Access gap is defined as the time different between the CPU cycle time and the r memory cycle time.

Access gap problem was created by advances in technology.

Access Gap

In early computers such IBM 704, CPU and memory cycle time were identical — i.e., 12 μsec.

IBM 360/195 had the logic delay of 5 ηsec per s the CPU cycle time of 54 ηsec and the main mer cycle time of .756 µsec and CDC 7600 had the and main memory cycle time of 27.5 ηsec and µsec, respectively.

System Architecture/Organization

➤To overcome the technological limitatic computer designers have long been attracted techniques that are classified under the terr "Concurrency".

Concurrency

- Concurrency is a generic term which define the ability of the computer hardware simultaneously execute many actions at instant.
- Within this general term are several recognized techniques such as Parallel Pipelining, and Multiprocessing.

Concurrency

Although these techniques have the same of and are often hard to distinguish, in prac they are different in their general approach.

Concurrency

- Parallelism achieves concurrency replicating/duplicating the hardware struct many times,
- Pipelining takes the approach of splitting function to be performed into smaller pie allocating separate hardware to each piece, overlapping operations of each piece.

Concurrent Systems
Classification

- Feng's Classification
- Flynn's Classification
- Handler's Classification

Concurrent Systems

- Feng's Classification
 - In this classification, the concurrent space identified as a two dimensional space based of bit and word multiplicities.

Concurrent Systems

➢Feng's Classification



Concurrent Systems

Feng's Classification

- Point *A* represents a pure sequential machine i uni-processor with serial *ALU*.
- Point *B* represents a uni-processor with paral.
- Point C represents a parallel bit slice organization
- Point *D* represents a parallel word organization.

Concurrent Systems

- Flynn's Classification
 - Flynn has classified the concurrent space accort to the multiplicity of instruction and data stream

I= { Single Instruction Stream (SI), Multiple Instruction Stream (N

D={Single Data Stream (SD), Multiple Data Stream (MD) }

Concurrent Systems

Flynn's Classification

- The Cartesian product of these two sets will d four different classes:
 - SISD
 - SIMD
 - MISD
 - MIMD

 Concurrent Systems
Flynn's Classification — Revisited
The MIMD class can be further divided based on <u>– Memory structure</u> — global or distributed

Communication/synchronism mechanism — variable or message passing.

Concurrent Systems

► Flynn's Classification — Revisited

- As a result we have four additional classe computers:
 - GMSV Shared memory multiprocessors
 - GMMP --- ?
 - DMSV Distributed shared memory
 - DMMP Distributed memory (multi-computers)

Concurrent Systems

Handler's Classification

- Handler has extended Feng's concurrent space third dimension, namely, the number of co units.
- Handler's space is defined as T=(k,d,w):
 - *k* number of control units,
 - -d number of *ALU*s controlled by a control unit,
 - w number of bits handled by an ALU.





Concurrent Systems

Handler's Classification

- Point (1,1,1) represents von Neumann machine serial ALU.
- Point (1,1,M) represents von Neumann mac with parallel ALU.

Concurrent Systems Handler's Classification

 To represent pipelining at different levels macro pipeline, instruction pipeline and arithr pipeline - diversity, sequentiality, flexibility/adaptability, the original Hand scheme has been extended by three varia (k',d',w') and three operators (+, *, v).

Concurrent Systems Handler's Classification

- k' represents macro pipeline
- d' represents instruction pipeline
- w' represents arithmetic pipeline
- + represents diversity (parallelism)
- * represents sequentiality (pipelining)
- v represents flexibility/adaptability

Concurrent Systems

Handler's Classification

• According to the extended Handler's scheme:



Concurrent Systems Handler's Classification

• According to the extended Handler's scheme:


Questions

- What are the motivations behind classification of the computer systems?
 What are the shortcomings of aforementioned classification schemes?
- Can you propose a new classification scheme

Why classify computer architecture?

- Generalize and identify the characteristic different systems.
- Group machines with common architect features:
 - To study systems easier.
 - To transfer solutions easier.

Why classify computer architecture?

- Better estimate the weak and strong points system:
 - To utilize a system more effectively.
- Anticipate the future trends and the developments:

• Research directions.

Goals of a classification scheme
 Categorize all existing and foreseeable desig
 Differentiate different designs.
 Assign an architecture to a unique class.

Summary

- Computation Gap
- How to reduce Computation Gap:
 - Advances in Software and Algorithms
 - Advances in Technology
 - Advances in Computer Organization/Architecture
- Concurrency
- Classification
 - Feng
 - Flynn/Extended MIMD
 - Handler



Concurrent Systems

We group concurrent systems into two grou

- Control Flow
- Data Flow

Concurrent Systems

- ➤In the control flow model of computation execution of an instruction activates execution of the next instruction.
- ➤In the data flow model of computate availability of the data activates the execution of the next instruction(s).

Concurrent Systems



Concurrent Systems

- ➢ Within the scope of the control flow system we distinguish three classes namely:
 - Parallel Systems
 - Pipeline Systems
 - Multiprocessors

Concurrent Systems

➤ This distinction is due to the exploitation concurrency and the interrelationships and the control unit, processing elements memory modules in each group.

- Multiprocessor systems can be grouped two classes:
 - Tightly Coupled (Central Memory not scalab
 - Loosely Coupled (Distributed Memory scala

- Tightly Coupled (Central Memory not Scala shared memory modules are separated from proce by an interconnection network or a multiport interfa
- All processors have equal access time to all mer words. Therefore, the memory access time (assur no conflict) is independent of the module b accessed (C.mmp, HEP, Encore's Multimax, Cedar NYU Ultracomputer).

- Loosely Coupled (Distributed Memory Scala each processor has a local-public memory.
- Each processor can directly access its memory mo but all other accesses to non-local memory mod must be made through an interconnection network access time varies with the location of the men module (Cm*, BBN Butterfly, and Dash).

- Besides the higher throughput, multiproce systems offer more reliability since failure in one of the redundant components can be toler through system reconfiguration.
- Multiprocessor organization is a logical extension of the parallel system — i.e., array of proce organization. However, the degree of free associated with the processors are much hi than it is in an array of processor.

Multiprocessor Systems

➤ The independence of the processors and sharing of resources among the processors both desirable features — are achieved at expense of an increase in complexity at both hardware and software levels.

Multi-computer Systems

- A multi-computer system is a collection processors, interconnected by a mess passing network.
- Each processor is an autonomous comp having its own local memory communicating with each other through message passing network (iPSC, nCUBE, Mosaic).

Pipeline Systems

The term pipelining refers to a design technique introduces concurrency by taking a basic function involved repeatedly in a process and partitioning it several sub-functions with the following properties

- Evaluation of the basic function is equivalent some sequential evaluation of the sub-functions.
- Other than the exchange of inputs and outputs, is no interrelationships between sub-functions.
- Hardware may be developed to execute each function.
- The execution time of these hardware units usually approximately equal.

- Under the aforementioned conditions, the sport up from pipelining equals the number of stages.
- However, stages are rarely balanced furthermore, pipelining does involve s overhead.

- The concept of pipelining can be implement at different levels. With regard to this is one can address:
 - Arithmetic Pipelining
 - Instruction Pipelining
 - Processor Pipelining

Computation GapPipeline SystemsNon-pipelined instruction cycle:Inst. iIF ID EX MEM WBInst. i+1IF ID EX MEM WBInst. i+2IF ID EX MEM WB



A pipelined instruction cycle gives a peak performation of one instruction every step.

Pipeline Systems — Example

Assume an unpipeline machine has a 10 ns of cycles. It requires four clock cycles for the ALU branch operations and five clock cycles for the menore ference operations. Calculate the average instrue execution time, if the relative frequencies of the operations are 40%, 20%, and 40%, respectively.

Ave. instr. exec. time = 10 * [(40% + 20%) * 4 + 40%)= 44 ns

Pipeline Systems — Example

Now assume we have a pipeline version of machine. Furthermore, due to the clock skew an up, pipelining adds 1 ns overhead to the clock Ignoring the latency, now calculate the ave instruction execution time.

> Ave. instr. exec. time = 10 + 1 ns, and Speed up = 44/11 = 4

Pipeline Systems — Example

Assume that the time required for the five units instruction cycle are, 10 ns, 8 ns, 10 ns, 10 ns, and Further, assume that pipelining adds 1 ns overlaw Find the speed up factor:

Ave. instr. exec. time_{unpipeline} = 10 + 8 + 10 + 10 + 7= 45 ns

Ave. instr. exec. time_{pipeline} = 11 ns Speed up = 45/11 = 4.1

Pipeline Systems

► Issues of concern:

- Overlapping operations should not over conresources Every pipe stage is active on e clock cycle.
- All operations in a pipe stage should comple one clock and any combination of operations sh be able to occur at once.

Pipeline Systems

Pipeline systems can be further classified as

- Linear Pipe / Feedback Pipe
- Scalar Pipe / Vector Pipe
- Uni-function Pipe / Multifunction Pipe
- Statically/Dynamically Con-figured Pipe

- Uni-function Pipeline: Pipeline is dedicated specific function — CRAY-1 has 12 dedic pipelines.
- Multifunction Pipeline: Pipeline system perform different functions either at different tr or at the same time — TI-ACS has multifunction pipelines reconfigurable for a va of arithmetic operations.

Pipeline Systems

Static Pipeline: Pipeline system assumes configuration at a time.

Dynamic Pipeline: Pipeline system all several functional configurations to e simultaneously.

Pipeline Systems — Example
 In a multifunction pipe of 5 stages calculate speed-up factor for

$$Y = \sum_{i=1}^{n} A(i) * B(i)$$

Pipeline Systems — Example

Product terms will be generated in (nsteps.

Additions will be performed in:

 $5 + (\lceil n/2 \rceil - 1) + 5 + (\lceil n/4 \rceil - 1) + ... + 5 + (1 - (4\log_2 n + n))$ steps.

Speed-up ratio

 $S = \frac{5(2n-1)}{2n+4 \log_2 n+4} \approx 5 \text{ for large n}$

- A concept known as hazard is a major con in a pipeline organization.
- A hazard prevents the pipeline from accept data at the maximum rate that the staging c might support.

Pipeline Systems

► A hazard can be of three types:

- Structural Hazard: Arises from resource conflicts the hardware cannot support all possible combination instructions in simultaneous overlapped execution different pieces of data attempt to use the same stat the same time.
- Data-Dependent Hazard: Arises when an instrudepends on the result of a previous instruction – pass through a stage is a function of the data value.

Pipeline Systems

• Control Hazard: Arises from the pipelinin instructions that affect PC — Branch.

Pipeline Systems

Structural Hazard (Assume a Single men pipeline system)


Pipeline Systems

► Data Hazard

• A data hazard is created whenever there dependence between instructions, and they are enough that the overlap caused by pipelining w change the order of access to an operand.

Pipeline Systems

► Data Hazard

Data Hazard can be resolved with a sinforwarding technique — If the forwarding hard detects that the previous ALU operation has with the a source register of the current ALU operation control logic selects the forwarded result as the sinput rather the value read from the register file.

Pipeline Systems

▶ Data Hazard — Classification

- Assume *i* and *j* are two instructions and *j* is successor of *i*, then one could expect three typ data hazard:
 - Read after write (RAW)
 - Write after write (WAW)
 - Write after read (WAR)

Pipeline Systems

► Data Hazard — Classification

- Read after write (RAW) *j* reads a source before writes it (flow dependence).
- Write after write (WAW) *j* writes into the sa destination as *i* does (output dependence).

| LW $R_1, 0(R_2)$ | IF | ID | EX | MEM ₁ | MEM | 2 ² WB |
|---------------------|----|----|----|------------------|-----|-------------------|
| Add R_1, R_2, R_3 | | IF | ID | EX | WB | |

Pipeline Systems ► Data Hazard — Classification • Write after read (WAR) — j writes into a source (anti dependence).

| SW $0(R_1), R_2$ | IF | ID | EX | MEM ₁ | MEM | 2 ² WB |
|---------------------------|----|----|----|------------------|-----|-------------------|
| Add R_2 , R_4 , R_3 | | IF | ID | EX | WB | |

Pipeline Systems

► Data Hazard — Forwarding

• One can use the concept of data forwardin overcome stall (s) due to data hazard.





Pipeline Systems ► Data Hazard — Stalling • In cases where data forwarding does not work pipe has to be stalled: LW R_1, A IF EX MEM WB ID Add R_4, R_1, R_7 EX MEM WB ID IF Sub R₅, R₁, R₈ MEM WB IF ID EX And R_6, R_1, R_7 EX MEM V

IF

ID



Pipeline Systems

▶ Data Hazard — Stalling

- The pipeline interlock detects a hazard and stall pipeline until the hazard is cleared .
- This delay cycle bubble or pipeline stall, al the load data to be generated at the time it is ne by the instruction.



Pipeline Systems

► Data Hazard — Example

 Assume 30% of the instructions are load and the time the instruction following a load instru depends on the result of the load. If the ha creates a single-cycle delay, how much faster i ideal pipelined machine?

$$CPI_{ideal} = 1$$

 $CPI_{new} = (.7 * 1 + .3 * 1.5) = 1.15$

- Data Hazard Pipeline Scheduling or Instru Scheduling
 - Compiler attempts to schedule the pipeline to a the stalls by rearranging the code sequence eliminate the hazard — Software support to a data hazard.
 - Sometimes if compiler can not schedule interlocks, a no-op instruction may be inserted.

- Data Hazard Pipeline Scheduling or Instru Scheduling
 - Let us look at the following sequence instructions:

$$a = b + c$$
$$d = e - f$$

Pipeline Systems

Data Hazard — Pipeline Scheduling or Instru Scheduling

| Load | R _b , b | IF | ID | EX | MEM | WB | | | | | |
|-------|--|----|----|----|-----|-----------|-----|-----|-----|-----|------|
| Load | R _c , c | | IF | ID | EX | MEM | WB | | | | |
| Load | R _e , e | | | IF | ID | EX | MEM | WB | | | |
| ADD | R _a , R _b , R _c | | | | IF | ID | EX | MEM | WB | | |
| Load | R _f , f | | | | | IF | ID | EX | MEM | WB | |
| Store | a, R _a | | | | | | IF | ID | EX | MEM | WB |
| SUB | R _d , R _e , R _f | | | | | | | IF | ID | EX | MEM |
| Store | d, R _d | | | | | | | | IF | ID | EX N |
| | | | | | | | | | | | |

- ► Control Hazard
 - If instruction *i* is a successful branch, then the *l* changed at the end of *MEM* phase. This m stalling the next instructions for three clock cycl

Pipeline SystemsControl Hazard



Pipeline Systems

Control Hazard — Observations

- Three clock cycles are wasted for every branch.
- However, the above sequence is not even possince we do not know the nature of the instruutil after the instruction *i* + 1 is fetched.



Pipeline Systems

► Control Hazard — Solution

- Still the performance penalty is severe.
- What are the solution(s) to speed up the pipeline

- Control Hazard Reducing pipeline brocher
 - Detect, earlier in the pipeline, whether or no branch is successful,
 - For a successful branch, calculate the value o *PC* earlier,
 - It should be noted that, these solutions come a expense of extra hardware,

- Control Hazard Reducing pipeline br penalties
 - Freeze the pipeline Holding any instruction the branch until the branch destination is know Easy to enforce,
 - Assume unsuccessful branch Continue to instructions as if the branch were a no instruction. If a branch is taken, then stop pipeline and restart the fetch,

- Control Hazard Reducing pipeline brocher
 - Assume the branch is successful as soon a target address is calculated, fetch and exe instructions at the target,
 - Delayed Branch Software attempts to make successor instruction valid and useful.

Pipeline Systems

Control Hazard — Reducing pipeline brocher penalties

• Assume branch is not successful:

| Untak | en branch Inst. | IF | ID | EX | MEM | WB | | | |
|-------|-----------------|----|----|----|-----|-----|-----|-----|-----|
| Inst. | i + 1 | | IF | ID | EX | MEM | WB | | |
| Inst. | i + 2 | | | IF | ID | EX | MEM | WB | 8 |
| Inst. | i + 3 | | | | IF | ID | EX | MEM | I W |
| Inst. | i + 4 | | | | | IF | ID | EX | M |



- Structural Hazard
 - For Statically Configured pipelines, one of predict precisely when a structural hazard moccur and hence it is possible to schedule pipeline so that the collisions do not occur.

- Structural Hazard
 - Let S_i (1≤ i ≤ n) denote a stage of a pipeline performs a well defined subtask with a delay tin δ_i.
 - Define latency as the minimum time elabetween the initiation of two processes. There for a linear pipeline the latency is Max(δ_i) 1 ≤ i

- Structural Hazard
 - Reservation Table represents the flow of through the pipeline for one complete evaluation a given function.
 - It is a table which shows the activation of pipeline stages at each moment of time.

Pipeline Systems Structural Hazard

• Assume the following pipeline:



Pipeline Systems

Structural Hazard

• The following is the reservation table of aforementioned pipeline organization:

| Time Stage | t o | t 1 | t 2 | t 3 | t 4 | t 5 | t6 | t7 | t 8 | t 9 | t 10 | t 11 | t 12 |
|---------------|-----|------------|------------|------------|------------|------------|----|----|------------|------------|-------------|-------------|-------------|
| S 0 | X | | | | | | | | | | | | |
| S 1 | | Х | | | | X | | | | Х | | | |
| S 2 | | | X | | | | Χ | | | | X | | |
| S 3 | | | | X | X | | | X | X | | | | |
| S 4 | | | | | | | | | | | | Х | |
| S 5 | | | | | | | | | | | | X | |
| S 6 | | | | | | | | | | | | | X |

- Structural Hazard
 - For a given pipeline organization, one can alderive its unique reservation table. How different pipeline organizations might have the reservation table.

Pipeline Systems

Structural Hazard

- A pipeline is statically configured if it assume same reservation table for each activation.
- A pipeline is multiply configured if the reserv table is one from a set of reservation tables.
- A pipeline is dynamically configured if activation does not have a predetermined reservable.

Pipeline Systems

Structural Hazard

- A collision occurs if two or more activations att to use the same pipeline segment simultaneously
- A collision will occur if reservation tables are of by *l* time units and activation of the same pip segment overlaps.
- *l* is called a forbidden latency two activa should not be initiated *l* time units apart.



Pipeline Systems

Structural Hazard

- The collision vector can be interpreted that initiation is allowed at every time unit such that 0. This allows us to build a finite state diagrat possible initiations.
- Initial state is the collision vector, and each starepresented by a combination of collision version which have led to such a state.

Pipeline Systems

Structural Hazard

• In case of our example we have:

$$L = (4,8,1,3,5)$$

 $C = 10011101$

Initial state 10011101 indicates that we can have initiation at time 2, 6, or 7. If we have a new initiat time 2 then the finite state machine would be i state (00100111) ∪ (10011101) = 10111111. Following such a procedure then we have:
Pipeline Systems

Structural Hazard



Pipeline Systems

Structural Hazard

- From State Diagram then one can design a control regulate the initiation of the activations.
- In a state diagram:
 - The simple cycle is a cycle in which each state ap only once.
 - The average latency of a cycle is the sum of its late divided by the number of states in the cycle.
 - The greedy cycle is a cycle that always minimize latency between the current initiation and the ver initiation.

Pipeline Systems — Example

For a 5-stage pipeline characterized by the follo reservation table:

| Stage | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
|-------|---|---|---|---|---|---|---|---|---|
| 1 | X | | | | | | | | X |
| 2 | | X | X | | | | | X | |
| 3 | | | | X | | | | | |
| 4 | | | | | X | X | | | |
| 5 | | | | | | | Х | Х | |



Determine forbidden list and collision vector. Draw the state diagram and determine the minimal average latency and the maximum throughput.

Pipeline SystemsMultifunction Pipeline

- The scheduling method for static uni-fun pipelines can be generalized for multifun pipelines.
- A pipeline that can perform *P* distinct functions be classified by *P* overlaid reservation tables.

Pipeline Systems

Multifunction Pipeline

- Each task to be initiated can be associated w function tag to identify the reservation table t used.
- In this case collision may occur between tw more tasks with the same function tag or distinct function tags.

Pipeline Systems

Multifunction Pipeline

• For example, the following reservation characterizes a 3-stage 2-function pipeline

| Stage | e 0 | 1 | 2 | 3 | 4 |
|-------|--------|---|----|---|---|
| 1 | А | В | | А | В |
| 2 | | А | | В | |
| 3 | В | | AB | | А |

Pipeline SystemsMultifunction Pipeline

- A forbidden set of latencies for a multifunction pip is the collection of collision-causing latencies.
- A cross-collision vector marks the forbidden late between the functions - i.e., v_{AB} represents the forbilatencies between *A* and *B*. Therefore, for a *P* funpipeline one can define P^2 cross-collision vectors.
- P^2 cross-collision vectors can be represented 1 collision matrices.

Pipeline SystemsMultifunction Pipeline

• For our example we have:



Pipeline Systems

Multifunction Pipeline

 Similar to the uni-function pipeline, one can us collision matrices in order to construct a diagram.



Pipeline Systems

Vector Processors

- A vector processor is equipped with multiple v pipelines that can be concurrently used v hardware or firmware control.
- There are two groups of pipeline processors:
 - Memory-to-Memory Architecture
 - Register-to-Register Architecture

Pipeline Systems

- Vector Processors
 - Memory-to-Memory architecture that support pipeline flow of vector operands directly from memory to pipelines and then back to the men (Cyber 205).
 - Register-to-Register architecture that uses v registers as operands for the functional pipe (Cray series that use size registers and Fujits) 2000 series that use reconfigurable vector regist

Pipeline Systems

Vector Processors

- Vector machines allow efficient use of pipel while reducing memory latency and pip scheduling penalties.
- Computations on vector elements are m independent from each other — lack of hazards.

Pipeline Systems

- Vector Processors
 - A vector instruction is equivalent to a loop, implies:
 - Smaller program size, hence reducing the instrubandwidth requirement.
 - Fewer number of control hazards.
 - Vector instructions initiate regular operand pattern — allowing efficient use of men interleaving and efficient address calculations.

Pipeline Systems

Vector Processors — Vector Stride

- What if adjacent vector elements of a vector oper are not positioned in sequence in the memory.
- The distance separating elements that ought to be monotonic into a single vector is called the stride.
- Almost all vector machines allow access to vectors any constant stride. Some constant strides may memory-bank conflict.

Pipeline Systems

Vector Processors — Chaining

- Chaining allows a vector operation to start as as the individual elements of its vector so operand become available.
- Result of the first functional unit (pipeline) in chain are forwarded to the second functional unit

Pipeline Systems

- Efficient Use of Vector Processors Mento-Memory Organization
 - Increase the vector size if possible:
 - Change the nesting order of the loop,
 - Convert multidimensional arrays into one-dimen arrays,
 - Rearrange data into unconventional forms so that su vectors may be combined into a single large vector.
 - Perform as many operations on an input vector possible before storing the result vector back is main memory.

Pipeline Systems
Efficient Use of Vector Processors — Mento-Memory Organization

• Changing the nesting order of the loop:





Pipeline Systems

Efficient Use of Vector Processors — Reg to-Register Organization

- Values often used in a program should be kept in intregisters.
- Perform as many operations on an input vector possible before storing the result vector back in the memory.
- Organize vectors into sections of size equal to the le of the vector registers Strip mining.
- Convert multidimensional arrays into one-dimensarrays.



Compare and contrast Memory-to-Memory Register-to-Register pipeline systems aga each other.