



# Computation Gap Instruction Level Parallelism

A.R. Hurson  
Computer Science Department  
Missouri Science & Technology  
[hurson@mst.edu](mailto:hurson@mst.edu)

# Computation Gap



- ▶ Computation gap is defined as the difference between computational power demanded by the application environments and the computational capability of the existing computers.
- ▶ Today, one can find many applications which require orders of magnitude more computations than the capability of the computers called super-computers and super-systems.

# Computation Gap



## ► Some Applications

- It is estimated that the so called Prob Solving and Inference Systems require environment with the computational power the order of 100 MLIPS to 1 GLIPS (1 LIP 100-1000 instructions).

# Computation Gap



## ► Some Applications

- Experiences in Fluid Dynamics have shown that the conventional super-computers calculate steady 2-dimensional flow in minutes.
- However, conventional super-computers require up to 20 hours to handle time dependent 2-dimensional flow or steady 3-dimensional flows on simple objects.

# Computation Gap



## ► Some Applications

- Numerical Aerodynamics Simulator requires environment with a sustained speed of 1 billion FLOPS.
- Strategic Defense Initiative requires distributed, fault tolerant computing environment with a processing rate of MOPS.

# Computation Gap



## ► Some Applications

- U.S. Patent Office and Trademark has a database size 25 terabytes subject to search and update.
- An angiogram department of a mid-size hospital generates more than  $64 * 10^{11}$  bits of data a year.
- NASA's Earth Observing System will generate more than 11,000 terabytes of data during the 15-year period of the project.

# Computation Gap



## ► Performance

|              |                 |        |       |
|--------------|-----------------|--------|-------|
| CDC          | STAR-100        | 25-100 | MFLOP |
| DAP          |                 | 100    | MFLOP |
| ILLIAC IV    |                 | 160    | MFLOP |
| HEP          |                 | 160    | MFLOP |
| CRAY-1       |                 | 25-80  | MFLOP |
| CRAY X-MP(1) |                 | 210    | MFLOP |
| CRAY X-MP(4) |                 | 840    | MFLOP |
| CRAY-2       |                 | 250    | MFLOP |
| CDC          | CYBER<br>200    | 400    | MFLOP |
| Hitachi      | S-810(10)       | 315    | MFLOP |
| Hitachi      | S-810(20)       | 630    | MFLOP |
| Fujitsu      | FACOM<br>VP-50  | 140    | MFLOP |
| Fujitsu      | FACOM<br>VP-100 | 285    | MFLOP |
| Fujitsu      | FACOM<br>VP-200 | 570    | MFLOP |
| Fujitsu      | FACOM<br>VP-400 | 1,140  | MFLOP |

# Computation Gap



## ► Performance

|     |                |             |        |
|-----|----------------|-------------|--------|
| NEC | SX-1           | 570         | MFLOPS |
| NEC | SX-2           | 1,300       | MFLOPS |
| IBM | RP3            | 1,000       | MFLOPS |
| MPP | 8-bit integer  | 1,545-6,553 | MIPS   |
| MPP | 12-bit integer | 795-4,428   | MIPS   |
| MPP | 16-bit integer | 484-3,343   | MIPS   |
| MPP | 32-bit FL      | 165-470     | MIPS   |
| MPP | 40-bit FL      | 126-383     | MIPS   |



# Computation Gap



## ► Performance

- NEC (Earth System) 35 tera FLOPS
- IBM Blue Gene 70 tera FLOPS

# Computation Gap



## ► Some New Applications

- A recent estimate puts the amount of new information generated in 2002 to be 5 exabytes (1 exabyte =  $10^{18}$  bytes, which is approximately equal to all words spoken by humans) and 92% of this information is in hard disk. While a good fraction of this information is of transient interest, a useful information of archival value will continue to accumulate.
- The TREC database holds around 800 million static pages, having 6 trillion bytes of plain text equal to the size of 10 million books.
- The Google system routinely accumulates millions of pages of new text information every week.

# Computation Gap



Sensors

Multimedia

Image

Text

Binary



1970

1980

1990

2000

# Computation Gap



## ► Problem

- Suppose a machine capable of handling  $10^6$  characters per second is in hand. How long does it take to search 25 terabytes of data?

$$\frac{25 * 10^{12}}{10^6} = 25 * 10^6 \text{ sec.} \approx 4 * 10^5 \text{ min.} \approx 7 * 10^3 \text{ Hours} \approx 290 \text{ days}$$

- Even if the performance is improved by a factor of 1000, it takes about 8 hours to exhaustively search this database!

# Computation Gap



## ► Problem

➤ NOT PRACTICAL!

➤ WHAT ARE THE SOLUTIONS?

# Computation Gap



- ▶ Reduce the amount of needed computation (advances in software technology algorithms).
- ▶ Improve the speed of the computers:
  - Physical Speed (Advances in hardware technology).
  - Logical Speed (Advances in computer architecture/organization).

# Computation Gap



- ▶ Architectural Advances of the U processor Organization
  - Organization of the conventional uni-processor systems can be modified in order to remove existing bottlenecks. For example, Access is one of the problems in the von Neumann organization.

# Computation Gap



## ▶ Access Gap

- Access gap is defined as the time difference between the CPU cycle time and the memory cycle time.
- Access gap problem was created by advances in technology.



# Computation Gap



## ► Access Gap

- In early computers such IBM 704, CPU and memory cycle time were identical — i.e., 12  $\mu$ sec.
- IBM 360/195 had the logic delay of 5  $\eta$ sec per s the CPU cycle time of 54  $\eta$ sec and the main memory cycle time of .756  $\mu$ sec and CDC 7600 had the and main memory cycle time of 27.5  $\eta$ sec and  $\mu$ sec, respectively.

# Computation Gap



## ► System Architecture/Organization

- To overcome the technological limitations, computer designers have long been attracted to techniques that are classified under the term "Concurrency".

# Computation Gap



## ► Concurrency

- Concurrency is a generic term which defines the ability of the computer hardware to simultaneously execute many actions at an instant.
- Within this general term are several recognized techniques such as Parallelism, Pipelining, and Multiprocessing.

# Computation Gap



## ► Concurrency

- Although these techniques have the same origin and are often hard to distinguish, in practice they are different in their general approach.

# Computation Gap



## ► Concurrency

- Parallelism achieves concurrency by replicating/duplicating the hardware structure many times,
- Pipelining takes the approach of splitting a function to be performed into smaller pieces, allocating separate hardware to each piece, and overlapping operations of each piece.

# Computation Gap



## ► Concurrent Systems

### ➤ Classification

- Feng's Classification
- Flynn's Classification
- Handler's Classification

# Computation Gap



## ► Concurrent Systems

### ➤ Feng's Classification


- In this classification, the concurrent space is identified as a two dimensional space based on bit and word multiplicities.

# Computation Gap



## ► Concurrent Systems

### ➤ Feng's Classification





# Computation Gap



## ► Concurrent Systems

### ➤ Feng's Classification

- Point *A* represents a pure sequential machine - i.e. a uni-processor with serial *ALU*.
- Point *B* represents a uni-processor with parallel *ALU*.
- Point *C* represents a parallel bit slice organization.
- Point *D* represents a parallel word organization.

# Computation Gap



## ► Concurrent Systems

### ➤ Flynn's Classification

- Flynn has classified the concurrent space according to the multiplicity of instruction and data streams

$I = \{ \text{Single Instruction Stream (SI), Multiple Instruction Stream (M)} \}$   
 $D = \{ \text{Single Data Stream (SD), Multiple Data Stream (MD)} \}$

# Computation Gap



## ► Concurrent Systems

### ➤ Flynn's Classification

- The Cartesian product of these two sets will divide into four different classes:
  - SISD
  - SIMD
  - MISD
  - MIMD

# Computation Gap



## ► Concurrent Systems

### ➤ Flynn's Classification — Revisited

- The MIMD class can be further divided based on
  - Memory structure — global or distributed
  - Communication/synchronism mechanism — shared variable or message passing.

# Computation Gap



## ► Concurrent Systems

### ➤ Flynn's Classification — Revisited

- As a result we have four additional classes of computers:
  - GMSV — Shared memory multiprocessors
  - GMMP — ?
  - DMSV — Distributed shared memory
  - DMMP — Distributed memory (multi-computers)

# Computation Gap




## ► Concurrent Systems

### ➤ Handler's Classification

- Handler has extended Feng's concurrent space third dimension, namely, the number of control units.
- Handler's space is defined as  $T=(k,d,w)$ :
  - $k$  number of control units,
  - $d$  number of *ALUs* controlled by a control unit,
  - $w$  number of bits handled by an *ALU*.

► Con

► H



# Computation Gap



## ► Concurrent Systems

### ➤ Handler's Classification

- Point  $(1,1,1)$  represents von Neumann machine with serial ALU.
- Point  $(1,1,M)$  represents von Neumann machine with parallel ALU.



# Computation Gap



## ► Concurrent Systems

### ➤ Handler's Classification

- To represent pipelining at different levels - macro pipeline, instruction pipeline and arithmetic pipeline - diversity, sequentiality, flexibility/adaptability, the original Handler's scheme has been extended by three variables  $(k', d', w')$  and three operators  $(+, *, v)$ .

# Computation Gap



## ► Concurrent Systems

### ➤ Handler's Classification

- $k'$  represents macro pipeline
- $d'$  represents instruction pipeline
- $w'$  represents arithmetic pipeline
- $+$  represents diversity (parallelism)
- $*$  represents sequentiality (pipelining)
- $v$  represents flexibility/adaptability


# Computation Gap



## ► Concurrent Systems

### ➤ Handler's Classification

- According to the extended Handler's scheme:




# Computation Gap



## ► Concurrent Systems

### ➤ Handler's Classification

- According to the extended Handler's scheme:



# Computation Gap



## ► Questions

- What are the motivations behind classification of the computer systems?
- What are the shortcomings of aforementioned classification schemes?
- Can you propose a new classification scheme?

# Computation Gap



- ▶ Why classify computer architecture?
  - Generalize and identify the characteristics of different systems.
  - Group machines with common architectural features:
    - To study systems easier.
    - To transfer solutions easier.

# Computation Gap



- ▶ Why classify computer architecture?
  - Better estimate the weak and strong points system:
    - To utilize a system more effectively.
  - Anticipate the future trends and the developments:
    - Research directions.

# Computation Gap



- ▶ Goals of a classification scheme
  - Categorize all existing and foreseeable designs.
  - Differentiate different designs.
  - Assign an architecture to a unique class.



# Computation Gap



## ► Summary

### ➤ Computation Gap

### ➤ How to reduce Computation Gap:


- Advances in Software and Algorithms
- Advances in Technology
- Advances in Computer Organization/Architecture

### ➤ Concurrency

### ➤ Classification

- Feng
- Flynn/Extended MIMD
- Handler

# Computation Cap



# Computation Gap



## ► Concurrent Systems

- We group concurrent systems into two groups
  - Control Flow
  - Data Flow

# Computation Gap




## ► Concurrent Systems

- In the control flow model of computation, execution of an instruction activates execution of the next instruction.
- In the data flow model of computation, availability of the data activates the execution of the next instruction(s).

# Computation Gap



## ► Concurrent Systems



# Computation Gap



## ► Concurrent Systems

➤ Within the scope of the control flow system we distinguish three classes — namely:

- Parallel Systems
- Pipeline Systems
- Multiprocessors

# Computation Gap



## ► Concurrent Systems

- This distinction is due to the exploitation of concurrency and the interrelationships among the control unit, processing elements and memory modules in each group.

# Computation Gap



## ► Multiprocessor Systems

- Multiprocessor systems can be grouped into two classes:
  - Tightly Coupled (Central Memory — not scalable)
  - Loosely Coupled (Distributed Memory — scalable)



# Computation Gap



## ► Multiprocessor Systems

- Tightly Coupled (Central Memory — not Scalable) shared memory modules are separated from processors by an interconnection network or a multiport interface.
- All processors have equal access time to all memory words. Therefore, the memory access time (assuming no conflict) is independent of the module being accessed (C.mmp, HEP, Encore's Multimax, Cedar, NYU Ultracomputer).

# Computation Gap



## ► Multiprocessor Systems

- Loosely Coupled (Distributed Memory — Scalable) — each processor has a local-public memory.
- Each processor can directly access its memory module but all other accesses to non-local memory modules must be made through an interconnection network; access time varies with the location of the memory module (Cm\*, BBN Butterfly, and Dash).

# Computation Gap



## ► Multiprocessor Systems

- Besides the higher throughput, multiprocessor systems offer more reliability since failure in one of the redundant components can be tolerated through system reconfiguration.
- Multiprocessor organization is a logical extension of the parallel system — i.e., array of processor organization. However, the degree of freedom associated with the processors are much higher than it is in an array of processor.

# Computation Gap



## ► Multiprocessor Systems

- The independence of the processors and sharing of resources among the processors — both desirable features — are achieved at the expense of an increase in complexity at both hardware and software levels.

# Computation Gap



## ► Multi-computer Systems

- A multi-computer system is a collection of processors, interconnected by a message passing network.
- Each processor is an autonomous computer having its own local memory and communicating with each other through a message passing network (iPSC, nCUBE, Mosaic).

# Computation Gap



## ► Pipeline Systems

- The term pipelining refers to a design technique that introduces concurrency by taking a basic function that is involved repeatedly in a process and partitioning it into several sub-functions with the following properties:

# Computation Gap



## ► Pipeline Systems

- Evaluation of the basic function is equivalent to some sequential evaluation of the sub-functions.
- Other than the exchange of inputs and outputs, there is no interrelationships between sub-functions.
- Hardware may be developed to execute each function.
- The execution time of these hardware units is usually approximately equal.

# Computation Gap



## ► Pipeline Systems

- Under the aforementioned conditions, the speedup from pipelining equals the number of stages.
- However, stages are rarely balanced; furthermore, pipelining does involve some overhead.



# Computation Gap



## ► Pipeline Systems

➤ The concept of pipelining can be implemented at different levels. With regard to this is one can address:


- Arithmetic Pipelining
- Instruction Pipelining
- Processor Pipelining

# Computation Gap



## ► Pipeline Systems

### ➤ Non-pipelined instruction cycle:




# Computation Gap



## ► Pipeline Systems

### ➤ Pipelined instruction cycle:



A pipelined instruction cycle gives a peak performance of one instruction every step.

# Computation Gap



## ► Pipeline Systems — Example

- Assume an unpipeline machine has a 10 ns clock cycle. It requires four clock cycles for the ALU operations, three clock cycles for the branch operations and five clock cycles for the memory reference operations. Calculate the average instruction execution time, if the relative frequencies of these operations are 40%, 20%, and 40%, respectively.

$$\begin{aligned} \text{Ave. instr. exec. time} &= 10 * [ (40\%+20\%) * 4 + 40\% * 5 ] \\ &= 44 \text{ ns} \end{aligned}$$

# Computation Gap



## ► Pipeline Systems — Example

- Now assume we have a pipeline version of the machine. Furthermore, due to the clock skew and setup time, pipelining adds 1 ns overhead to the clock period. Ignoring the latency, now calculate the average instruction execution time.

Ave. instr. exec. time =  $10 + 1$  ns, and

Speed up =  $44/11 = 4$

# Computation Gap



## ► Pipeline Systems — Example

- Assume that the time required for the five units in an instruction cycle are, 10 ns, 8 ns, 10 ns, 10 ns, and 7 ns. Further, assume that pipelining adds 1 ns overhead. Find the speed up factor:

$$\begin{aligned} \text{Ave. instr. exec. time}_{\text{unpipeline}} &= 10 + 8 + 10 + 10 + 7 \\ &= 45 \text{ ns} \end{aligned}$$

$$\text{Ave. instr. exec. time}_{\text{pipeline}} = 11 \text{ ns}$$

$$\text{Speed up} = 45/11 = 4.1$$

# Computation Gap



## ► Pipeline Systems

### ➤ Issues of concern:

- Overlapping operations should not over consume resources — Every pipe stage is active on every clock cycle.
- All operations in a pipe stage should complete in one clock and any combination of operations should be able to occur at once.

# Computation Gap



## ► Pipeline Systems

### ➤ Pipeline systems can be further classified as

- Linear Pipe / Feedback Pipe
- Scalar Pipe / Vector Pipe
- Uni-function Pipe / Multifunction Pipe
- Statically/Dynamically Con-figured Pipe



# Computation Gap



## ► Pipeline Systems

- Uni-function Pipeline: Pipeline is dedicated to a specific function — CRAY-1 has 12 dedicated pipelines.
- Multifunction Pipeline: Pipeline system can perform different functions either at different times or at the same time — TI-ACS has multifunction pipelines reconfigurable for a variety of arithmetic operations.

# Computation Gap



## ► Pipeline Systems

- Static Pipeline: Pipeline system assumes configuration at a time.
- Dynamic Pipeline: Pipeline system allows several functional configurations to exist simultaneously.

# Computation Gap



## ► Pipeline Systems — Example

- In a multifunction pipe of 5 stages calculate speed-up factor for

$$Y = \sum_{i=1}^n A(i) * B(i)$$

# Computation Gap



## ► Pipeline Systems — Example

➤ Product terms will be generated in  $(n-1)$  steps.

➤ Additions will be performed in:

$5 + (\lceil n/2 \rceil - 1) + 5 + (\lceil n/4 \rceil - 1) + \dots + 5 + (1 - (4\log_2 n + n))$  steps.

➤ Speed-up ratio

$$S = \frac{5(2n-1)}{2n+4 \log_2 n+4} \approx 5 \quad \text{for large } n$$

# Computation Gap



## ► Pipeline Systems

- A concept known as **hazard** is a major concern in a pipeline organization.
- A **hazard** prevents the pipeline from accepting data at the maximum rate that the staging circuit might support.

# Computation Gap



## ► Pipeline Systems

### ➤ A hazard can be of three types:

- **Structural Hazard:** Arises from resource conflicts — the hardware cannot support all possible combinations of instructions in simultaneous overlapped execution — different pieces of data attempt to use the same stage at the same time.
- **Data-Dependent Hazard:** Arises when an instruction depends on the result of a previous instruction — the order of pass through a stage is a function of the data value.

# Computation Gap



## ► Pipeline Systems


- Control Hazard: Arises from the pipelining instructions that affect PC — Branch.

# Computation Gap



## ► Pipeline Systems

- Structural Hazard (Assume a Single memory pipeline system)





# Computation Gap



## ► Pipeline Systems

### ➤ Data Hazard

- A data hazard is created whenever there is a data dependence between instructions, and they are close enough that the overlap caused by pipelining will change the order of access to an operand.

|     |                 |
|-----|-----------------|
| ADD | $R_1, R_2, R_3$ |
| SUB | $R_4, R_1, R_5$ |

# Computation Gap



## ► Pipeline Systems

### ➤ Data Hazard

- Data Hazard can be resolved with a simple forwarding technique — If the forwarding hardware detects that the previous ALU operation has written to a source register of the current ALU operation, control logic selects the forwarded result as the ALU input rather than the value read from the register file.

# Computation Gap



## ► Pipeline Systems

### ➤ Data Hazard — Classification

- Assume  $i$  and  $j$  are two instructions and  $j$  is successor of  $i$ , then one could expect three types of data hazard:
  - Read after write (RAW)
  - Write after write (WAW)
  - Write after read (WAR)

# Computation Gap



## ► Pipeline Systems

### ➤ Data Hazard — Classification

- Read after write (RAW) —  $j$  reads a source before  $i$  writes it (flow dependence).
- Write after write (WAW) —  $j$  writes into the same destination as  $i$  does (output dependence).

LW  $R_1, 0(R_2)$

Add  $R_1, R_2, R_3$



# Computation Gap



## ► Pipeline Systems

### ➤ Data Hazard — Classification

- Write after read (WAR) —  $j$  writes into a source (anti dependence).

SW  $0(R_1), R_2$

Add  $R_2, R_4, R_3$




# Computation Gap



## ► Pipeline Systems

### ➤ Data Hazard — Forwarding

- One can use the concept of data forwarding to overcome stall (s) due to data hazard.



# Computation Gap



## ► Pipeline Systems

### ➤ Data Hazard — Forwarding

- In some cases data forwarding does not work:

LW  $R_1, 0(R_2)$



Sub  $R_4, R_1, R_5$



Add  $R_6, R_1, R_7$



OR  $R_8, R_1, R_9$



Forwarding  
does not work

Forwarding works

# Computation Gap



## ► Pipeline Systems

### ➤ Data Hazard — Stalling

- In cases where data forwarding does not work, pipe has to be stalled:

LW R<sub>1</sub>, A



Add R<sub>4</sub>, R<sub>1</sub>, R<sub>7</sub>



Sub R<sub>5</sub>, R<sub>1</sub>, R<sub>8</sub>



And R<sub>6</sub>, R<sub>1</sub>, R<sub>7</sub>






# Computation Gap



## ► Pipeline Systems

### ➤ Data Hazard — Stalling



# Computation Gap



## ► Pipeline Systems

### ➤ Data Hazard — Stalling

- The pipeline interlock detects a hazard and stalls the pipeline until the hazard is cleared .
- This delay cycle — bubble or pipeline stall, allows the load data to be generated at the time it is needed by the instruction.

# Computation Gap



## ► Pipeline Systems

### ➤ Data Hazard — Stalling

- Let us look at  $A \leftarrow B + C$


LW  $R_1, B$



LW  $R_2, C$



Add  $R_3, R_1, R_2$



ST  $A, R_3$



Stall needed to allow load of C to complete

For

# Computation Gap



## ► Pipeline Systems

### ➤ Data Hazard — Example

- Assume 30% of the instructions are load and the time the instruction following a load instruction depends on the result of the load. If the hazard creates a single-cycle delay, how much faster is an ideal pipelined machine?

$$\text{CPI}_{\text{ideal}} = 1$$

$$\text{CPI}_{\text{new}} = (.7 * 1 + .3 * 1.5) = 1.15$$

# Computation Gap



## ► Pipeline Systems

### ➤ Data Hazard — Pipeline Scheduling or Instruction Scheduling

- Compiler attempts to schedule the pipeline to avoid the stalls by rearranging the code sequence to eliminate the hazard — Software support to avoid data hazard.
- Sometimes if compiler can not schedule interlocks, a `no-op` instruction may be inserted.

# Computation Gap



## ► Pipeline Systems

### ➤ Data Hazard — Pipeline Scheduling or Instruction Scheduling

- Let us look at the following sequence of instructions:

$a = b + c$   
 $d = e - f$

# Computation Gap



## ► Pipeline Systems

### ➤ Data Hazard — Pipeline Scheduling or Instruction Scheduling

|                     |    |    |    |     |     |     |     |     |     |     |     |    |
|---------------------|----|----|----|-----|-----|-----|-----|-----|-----|-----|-----|----|
| Load $R_b, b$       | IF | ID | EX | MEM | WB  |     |     |     |     |     |     |    |
| Load $R_c, c$       |    | IF | ID | EX  | MEM | WB  |     |     |     |     |     |    |
| Load $R_e, e$       |    |    | IF | ID  | EX  | MEM | WB  |     |     |     |     |    |
| ADD $R_a, R_b, R_c$ |    |    |    | IF  | ID  | EX  | MEM | WB  |     |     |     |    |
| Load $R_f, f$       |    |    |    |     | IF  | ID  | EX  | MEM | WB  |     |     |    |
| Store $a, R_a$      |    |    |    |     |     | IF  | ID  | EX  | MEM | WB  |     |    |
| SUB $R_d, R_e, R_f$ |    |    |    |     |     |     | IF  | ID  | EX  | MEM | WB  |    |
| Store $d, R_d$      |    |    |    |     |     |     |     | IF  | ID  | EX  | MEM | WB |

# Computation Gap



## ► Pipeline Systems

### ➤ Control Hazard

- If instruction  $i$  is a successful branch, then the  $PC$  is changed at the end of  $MEM$  phase. This results in stalling the next instructions for three clock cycles.




# Computation Gap



## ► Pipeline Systems

### ➤ Control Hazard



# Computation Gap



## ► Pipeline Systems

### ➤ Control Hazard — Observations


- Three clock cycles are wasted for every branch.
- However, the above sequence is not even possible since we do not know the nature of the instruction until after the instruction  $i + 1$  is fetched.

# Computation Gap



## ► Pipeline Systems

### ➤ Control Hazard — Solution



# Computation Gap



## ► Pipeline Systems

### ➤ Control Hazard — Solution

- Still the performance penalty is severe.
- What are the solution(s) to speed up the pipeline

# Computation Gap



## ► Pipeline Systems

### ➤ Control Hazard — Reducing pipeline branch penalties

- Detect, earlier in the pipeline, whether or not a branch is successful,
- For a successful branch, calculate the value of *PC* earlier,
- It should be noted that, these solutions come at the expense of extra hardware,

# Computation Gap



## ► Pipeline Systems

### ➤ Control Hazard — Reducing pipeline branch penalties

- Freeze the pipeline — Holding any instruction in the pipeline until the branch destination is known. Easy to enforce,
- Assume unsuccessful branch — Continue to execute instructions as if the branch were a non-branch instruction. If a branch is taken, then stop the pipeline and restart the fetch,

# Computation Gap



## ► Pipeline Systems

- Control Hazard — Reducing pipeline branch penalties
  - Assume the branch is successful — as soon as a target address is calculated, fetch and execute instructions at the target,
  - Delayed Branch — Software attempts to make successor instruction valid and useful.

# Computation Gap



## ► Pipeline Systems

### ➤ Control Hazard — Reducing pipeline branch penalties

- Assume branch is not successful:

| Untaken branch Inst. | IF | ID | EX | MEM | WB          |
|----------------------|----|----|----|-----|-------------|
| Inst. $i + 1$        |    | IF | ID | EX  | MEM WB      |
| Inst. $i + 2$        |    |    | IF | ID  | EX MEM WB   |
| Inst. $i + 3$        |    |    |    | IF  | ID EX MEM W |
| Inst. $i + 4$        |    |    |    |     | IF ID EX ME |




# Computation Gap



## ► Pipeline Systems

### ➤ Control Hazard — Reducing pipeline branch penalties



# Computation Gap



## ► Pipeline Systems

### ➤ Structural Hazard

- For Statically Configured pipelines, one can predict precisely when a structural hazard may occur and hence it is possible to schedule the pipeline so that the collisions do not occur.

# Computation Gap



## ► Pipeline Systems

### ➤ Structural Hazard

- Let  $S_i$  ( $1 \leq i \leq n$ ) denote a stage of a pipeline performs a well defined subtask with a delay time  $\delta_i$ .
- Define latency as the minimum time elapsed between the initiation of two processes. Therefore for a linear pipeline the latency is  $\text{Max}(\delta_i) \ 1 \leq i \leq n$ .

# Computation Gap



## ► Pipeline Systems

### ➤ Structural Hazard


- Reservation Table represents the flow of instructions through the pipeline for one complete evaluation of a given function.
- It is a table which shows the activation of pipeline stages at each moment of time.

# Computation Gap

## ► Pipeline Systems

### ➤ Structural Hazard

- Assume the following pipeline:



$$\delta_i = \Delta t \quad 0 \leq i \leq 6 \quad \text{and} \quad i \neq 3$$

$$\delta_3 = 2 \Delta t$$



# Computation Gap



## ► Pipeline Systems

### ➤ Structural Hazard

- For a given pipeline organization, one can always derive its unique reservation table. How different pipeline organizations might have the same reservation table.

# Computation Gap



## ► Pipeline Systems

### ➤ Structural Hazard

- A pipeline is statically configured if it assumes the same reservation table for each activation.
- A pipeline is multiply configured if the reservation table is one from a set of reservation tables.
- A pipeline is dynamically configured if an activation does not have a predetermined reservation table.



# Computation Gap



## ► Pipeline Systems

### ➤ Structural Hazard

- A collision occurs if two or more activations attempt to use the same pipeline segment simultaneously.
- A collision will occur if reservation tables are offset by  $l$  time units and activation of the same pipeline segment overlaps.
- $l$  is called a forbidden latency — two activations should not be initiated  $l$  time units apart.

# Computation Gap



## ► Pipeline Systems

### ➤ Structural Hazard

- Given a pipeline system, one can define forbidden list  $L$  as the set of forbidden latencies

$$L = (l_1, l_2, \dots, l_n)$$

- For a given  $L$  we can define the collision vector  $C$  as:

$$C = (C_n, C_{n-1}, \dots, C_1)$$

$$n = \text{Max}(l_j) \quad l_j \in L \text{ and}$$

$$C_i = 1 \quad \text{if } i \in L$$

$$C_i = 0 \quad \text{otherwise}$$

# Computation Gap



## ► Pipeline Systems

### ➤ Structural Hazard

- The collision vector can be interpreted that initiation is allowed at every time unit such that  $C_i = 0$ . This allows us to build a finite state diagram for all possible initiations.
- Initial state is the collision vector, and each state is represented by a combination of collision vectors which have led to such a state.

# Computation Gap



## ► Pipeline Systems

### ➤ Structural Hazard

- In case of our example we have:

$$L = (4, 8, 1, 3, 5)$$

$$C = 10011101$$


- Initial state 10011101 indicates that we can have initiation at time 2, 6, or 7. If we have a new initiation at time 2 then the finite state machine would be in state  $(00100111) \cup (10011101) = 10111111$ . Following such a procedure then we have:

# Computation Gap



## ► Pipeline Systems

### ➤ Structural Hazard



# Computation Gap



## ► Pipeline Systems

### ➤ Structural Hazard

- From State Diagram then one can design a control to regulate the initiation of the activations.
- In a state diagram:
  - The simple cycle is a cycle in which each state appears only once.
  - The average latency of a cycle is the sum of its latencies divided by the number of states in the cycle.
  - The greedy cycle is a cycle that always minimizes the latency between the current initiation and the very next initiation.

# Computation Gap



## ► Pipeline Systems — Example

- For a 5-stage pipeline characterized by the following reservation table:

| Stage \ Time | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
|--------------|---|---|---|---|---|---|---|---|---|
| 1            | x |   |   |   |   |   |   |   | x |
| 2            |   | x | x |   |   |   |   | x |   |
| 3            |   |   |   | x |   |   |   |   |   |
| 4            |   |   |   |   | x | x |   |   |   |
| 5            |   |   |   |   |   |   | x | x |   |

- Determine forbidden list and collision vector.
- Draw the state diagram and determine the minimal average latency and the maximum throughput.

# Computation Gap



## ► Pipeline Systems

### ➤ Multifunction Pipeline

- The scheduling method for static uni-function pipelines can be generalized for multifunction pipelines.
- A pipeline that can perform  $P$  distinct functions can be classified by  $P$  overlaid reservation tables.



# Computation Gap



## ► Pipeline Systems

### ➤ Multifunction Pipeline

- Each task to be initiated can be associated with a function tag to identify the reservation table to be used.
- In this case collision may occur between two or more tasks with the same function tag or distinct function tags.

# Computation Gap



## ► Pipeline Systems

### ➤ Multifunction Pipeline

- For example, the following reservation characterizes a 3-stage 2-function pipeline

| Stage \ Time | 0 | 1 | 2  | 3 | 4 |
|--------------|---|---|----|---|---|
| 1            | A | B |    | A | B |
| 2            |   | A |    | B |   |
| 3            | B |   | AB |   | A |

# Computation Gap



## ► Pipeline Systems

### ➤ Multifunction Pipeline

- A forbidden set of latencies for a multifunction pipeline is the collection of collision-causing latencies.
- A cross-collision vector marks the forbidden latencies between the functions - i.e.,  $v_{AB}$  represents the forbidden latencies between  $A$  and  $B$ . Therefore, for a  $P$  function pipeline one can define  $P^2$  cross-collision vectors.
- $P^2$  cross-collision vectors can be represented by collision matrices.

# Computation Gap



## ► Pipeline Systems

### ➤ Multifunction Pipeline

- For our example we have:

Cross Collision Vectors

$$v_{AA}=(0110) \quad v_{AB}=(1011)$$

$$v_{BA}=(1010) \quad v_{BB}=(0110)$$

Collision Matrices

$$M_A = \begin{bmatrix} 0110 \text{ (AA)} \\ 1010 \text{ (BA)} \end{bmatrix}$$

$$M_B = \begin{bmatrix} 1011 \text{ (AB)} \\ 0110 \text{ (BB)} \end{bmatrix}$$

# Computation Gap



## ► Pipeline Systems


### ➤ Multifunction Pipeline

- Similar to the uni-function pipeline, one can use collision matrices in order to construct a diagram.

# Computation Gap

## ► Pipeline Systems

### ➤ Multifunction Pipeline



# Computation Gap



## ► Pipeline Systems

### ➤ Vector Processors

- A vector processor is equipped with multiple v pipelines that can be concurrently used u hardware or firmware control.
- There are two groups of pipeline processors:
  - Memory-to-Memory Architecture
  - Register-to-Register Architecture

# Computation Gap



## ► Pipeline Systems

### ➤ Vector Processors

- Memory-to-Memory architecture that supports pipeline flow of vector operands directly from memory to pipelines and then back to the memory (Cyber 205).
- Register-to-Register architecture that uses vector registers as operands for the functional pipeline (Cray series that use size registers and Fujitsu 2000 series that use reconfigurable vector registers).



# Computation Gap



## ► Pipeline Systems

### ➤ Vector Processors

- Vector machines allow efficient use of pipeline while reducing memory latency and pipeline scheduling penalties.
- Computations on vector elements are mutually independent from each other — lack of hazards.

# Computation Gap



## ► Pipeline Systems

### ➤ Vector Processors

- A vector instruction is equivalent to a loop, implies:
  - Smaller program size, hence reducing the instruction bandwidth requirement.
  - Fewer number of control hazards.
- Vector instructions initiate regular operand pattern — allowing efficient use of memory interleaving and efficient address calculations.

# Computation Gap



## ► Pipeline Systems

### ➤ Vector Processors — Vector Stride

- What if adjacent vector elements of a vector operation are not positioned in sequence in the memory.
- The distance separating elements that ought to be merged into a single vector is called the **stride**.
- Almost all vector machines allow access to vectors at any constant stride. Some constant strides may cause memory-bank conflict.

# Computation Gap



## ► Pipeline Systems

### ➤ Vector Processors — Chaining

- Chaining allows a vector operation to start as soon as the individual elements of its vector second operand become available.
- Result of the first functional unit (pipeline) in a chain are forwarded to the second functional unit.

# Computation Gap



## ► Pipeline Systems

### ➤ Efficient Use of Vector Processors — Memory-to-Memory Organization

- Increase the vector size — if possible:
  - Change the nesting order of the loop,
  - Convert multidimensional arrays into one-dimensional arrays,
  - Rearrange data into unconventional forms so that small vectors may be combined into a single large vector.
- Perform as many operations on an input vector as possible before storing the result vector back in main memory.

# Computation Gap



## ► Pipeline Systems

### ➤ Efficient Use of Vector Processors — Memory-to-Memory Organization

- Changing the nesting order of the loop:

```
Do      I = 1, 100  
        A(I, 1:60) = 0  
End
```



```
Do      J = 1, 60  
        A(1:100,J) = 0  
End
```

# Computation Gap



## ► Pipeline Systems

### ➤ Efficient Use of Vector Processors — Memory-to-Memory Organization

- Convert multidimensional arrays into one-dimensional arrays:

```
Do      I = 1, 100  
        A(I, 1:60) = 0  
End
```

⇒

```
A(1:6000) = 0
```

# Computation Gap



## ► Pipeline Systems

### ➤ Efficient Use of Vector Processors — Register-to-Register Organization

- Values often used in a program should be kept in internal registers.
- Perform as many operations on an input vector as possible before storing the result vector back in the memory.
- Organize vectors into sections of size equal to the length of the vector registers — *Strip mining*.
- Convert multidimensional arrays into one-dimensional arrays.



# Computation Gap



## ► Question

- Compare and contrast Memory-to-Memory Register-to-Register pipeline systems against each other.