




# Beyond *RISC*

A.R. Hurson


Computer Science Department  
Missouri Science & Technology  
[hurson@mst.edu](mailto:hurson@mst.edu)

# Beyond *RISC*




- ▶ Why did I ask some questions about CDC6600 and 7600?
- ▶ Earlier notion of Super scalar processor discussed.
- ▶ What is Instruction Level Parallelism?

# Beyond *RISC*




- ▶ ILP can be exploited in two large separable ways:
  - Dynamic approach where mainly hardware locates the parallelism,
  - Static approach that largely relies on software to locate parallelism.

# Beyond *RISC*




- ▶ Straight line code blocks are between 1 to seven instructions that are normally dependent on each other — degree of parallelism within a code block is limited
- ▶ Several studies have shown that average parallelism within a basic block rarely exceeds 3 or 4.

# Beyond *RISC*




- ▶ The presence of dependence indicates potential for a hazard, but actual hazard the length of any stalls is a property of pipeline.
- ▶ In general, data dependence indicates:
  - The possibility of a hazard,
  - The order in which results must be calculated,
  - An upper bound on how much parallelism can possibly exploited.

# Beyond *RISC*




- ▶ Branches represent 20% of instructions in a program. Therefore, the length of a basic building block is about 5 instructions.
- ▶ There is also a chance that some of the instructions in a basic building block are data dependent on each other.

# Beyond *RISC*



- ▶ Therefore, to obtain substantial performance gains we must exploit parallelism across multiple basic blocks.
- ▶ Simplest and most common way to increase parallelism is to exploit parallelism among loop iterations: loop level parallelism.


# Beyond *RISC*




- **Data Dependency:** If an instruction uses a value produced by a previous instruction, then the second instruction has a data dependency on the first instruction.
- **Data dependence** limits the performance of a super scalar pipelined processor. The limitation of data dependence is even more severe in a super scalar than a scalar processor. In this case, even longer operation latencies degrade the effectiveness of super scalar processor drastically.




# Beyond *RISC*



## ► Data dependency




# Beyond *RISC*




## ► Control Dependence

- As in traditional *RISC* architecture, control dependence effects the performance of super scalar processors.
- However, in case of super scalar organization performance degradation is even more severe since, the control dependence prevents execution of a potentially greater number of instructions.


# Beyond *RISC*



## ► Control Dependency




# Beyond *RISC*




## ► Resource Dependence

- A resource conflict arises when two instructions attempt to use the same resource at the same time. Resource conflict is of concern in a scalar pipelined processor.
- A super scalar processor has a much larger number of potential resource conflicts.

# Beyond *RISC*




## ► Resource Dependency




Performance degradation due to the resource dependency can be significantly improved by **pipelining the functional units**.

# Beyond *RISC*




- ▶ A quick look at our previous examples can imply that the data dependencies and resource dependencies have the same effect on instruction pipelining.
- ▶ Resource dependence can be resolved/moderated by duplicating the hardware/pipelining the hardware. However, this is not for the data dependence case.


# Beyond *RISC*




- Resource and Data Dependencies — Assur  
pipelined functional units:



# Beyond *RISC*




- ▶ Increasing parallelism within blocks
  - Parallelism within a basic block is limited by dependencies between instructions. Some of these dependencies are real, some are false:






# Beyond *RISC*



- ▶ Increasing parallelism within blocks
  - Smart compiler might pay attention to register allocation in order to overcome false dependencies.
  - Hardware register renaming is another alternative to overcome false dependencies.


# Beyond *RISC*



## ▶ Register Renaming

- Hardware renames the original register identifier in the instruction to correspond to the new register with current value.
- Hardware that performs register renaming creates new register instances and destroys the instance when its value is superseded if there are not outstanding references to the value.
- To implement register renaming, the processor typically allocates a new register for every new value produced — the same register identifier in several different instructions may access different hardware registers.

# Beyond *RISC*



## ► Register Renaming

►  $R_3 \leftarrow R_3 \text{ op } R_5$

►  $R_4 \leftarrow R_3 + 1$

►  $R_3 \leftarrow R_5 + 1$

►  $R_7 \leftarrow R_3 \text{ op } R_4$



$R_{3b} \leftarrow R_{3a} \text{ op } R_{5a}$


$R_{4b} \leftarrow R_{3b} + 1$

$R_{3c} \leftarrow R_{5a} + 1$

$R_{7b} \leftarrow R_{3c} \text{ op } R_{4b}$


Each assignment to a register creates a new instance of register.

# Beyond *RISC*




- ▶ Increasing parallelism Cross block boundaries
  - Branch prediction is often used to keep pipeline full.
  - Fetch and decode instructions after a branch while executing the branch and the instructions before it — Must be able to execute instructions across an unknown branch *speculatively*.

# Beyond *RISC*



- ▶ Increasing parallelism Cross block boundaries
  - Many architectures have several kinds of instructions that changes the flow of control:
    - Branches are conditional and have a destination some distance from the program counter.
    - Jumps are unconditional and may be either direct or indirect
      - A direct jump has a destination explicitly defined in the instruction,
      - An indirect jump has a destination which is the result of a computation on registers.

# Beyond *RISC*



- ▶ Increasing parallelism Cross block boundaries
  - Loop unrolling is a compiler optimization technique which allows us to reduce the number of iterations — Removing a large portion of branches and creating larger blocks that could hold parallelism unavailable because of the branches.

# Beyond *RISC*




► Assume the following program:

LOOP:

LD	$F_0, 0(R_1)$	Load vector element into $F_0$
ADD	$F_4, F_0, F_2$	Add Scalar ( $F_2$ )
SD	$F_4, 0(R_1)$	Store the vector element
SUB	$R_1, R_1, \#8$	Decrement by 8 (size of a double)
BNZ	$R_1, Loop$	Branch if not zero

# Beyond *RISC*




- ▶ Instruction cycles for a super scalar machine
  - Assume a super scalar machine that issues instructions per cycle, one integer (Load, Store, branch, or integer), and one floating point:

IF	ID	EX	MEM	WB		
IF	ID	EX	MEM	WB		
	IF	ID	EX	MEM	WB	
	IF	ID	EX	MEM	WB	
		IF	ID	EX	MEM	WB
		IF	ID	EX	MEM	WB



# Beyond *RISC*



- We will unroll the loop to allow simultaneous execution of floating point and integer operations

**Integer Inst.**

**LD**  $F_0, 0(R_1)$

**LD**  $F_6, -8(R_1)$

**LD**  $F_{10}, -16(R_1)$

**LD**  $F_{14}, -24(R_1)$

**LD**  $F_{18}, -32(R_1)$

**SD**  $F_4, 0(R_1)$

**Fl. Point Inst.**

**AD**  $F_4, F_0, F_2$


**AD**  $F_8, F_6, F_2$

**AD**  $F_{12}, F_{10}, F_2$

**AD**  $F_{16}, F_{14}, F_2$

**Clock**

# Beyond *RISC*



## Integer Inst.

**SD**  $F_8, -8(R_1)$

**SD**  $F_{12}, -16(R_1)$

**SD**  $F_{16}, -24(R_1)$

**SD**  $F_{20}, -32(R_1)$

**SUB**  $R_1, R_1, \#40$


**BNZ**  $R_1, \text{Loop}$

## Fl. Point Inst.

**AD**  $F_{20}, F_{18}, F_2$


## Clock

# Beyond *RISC*



- ▶ Increasing parallelism Cross block boundaries
  - Software pipelining is a compiler technique that moves instructions across branches to increase parallelism — Moving instructions from one iteration to another.


# Beyond *RISC*



## ► Summary


- Instruction Level Parallelism
  - Dynamic approach
  - Static approach
- How to improve ILP within a basic block
  - Compiler role
  - Register renaming
- How to improve ILP cross block boundaries
  - Static approach
  - Dynamic approach

# Beyond *RISC*



- ▶ Increasing parallelism Cross block boundaries
  - Trace scheduling is also a compiler scheduling technique.
  - It uses a profile to find a trace (sequence of blocks that are executed often) and schedules instructions of these blocks as a whole — Prediction of branch statically based on the profile (to correct with failure, code is inserted outside the sequence to correct the potential error).


# Beyond *RISC*



## ► Branch Prediction

- Simplest way to have dynamic branch prediction is via the so called prediction buffer or branch history table — A table whose entries are indexed by lower portion of the target address.


# Beyond *RISC*




## ► Branch Prediction

- Entries in the branch history table can be interpreted as:
  - 1-bit prediction scheme: Each entry says whether or not in previous attempt branch was taken or not.
  - 2-bit Prediction scheme: Each entry is 2-bit and a prediction must miss twice before changed — see the following diagram.

# Beyond *RISC*




## ► Branch Prediction






# Beyond *RISC*



## ► Branch Prediction

- n-bit Saturation counter: An entry has a corresponding history feature. A taken branch increments the counter and untaken branches decrement the counter. A branch is not taken if the counter is below  $2^{(n-1)}$ .

# Beyond *RISC*




## ► Branch Prediction

### ➤ Multilevel prediction — Correlating predictions

- A technique that uses behavior of other branches to make a prediction on a branch.
- The first level is a table that shows the history of a branch. This may be the history (pattern) of the  $k$  branches encountered (global behavior) or the  $k$  occurrences of the same branch.
- The second level shows the branch behavior for a given pattern

# Beyond *RISC*




## ► Question

- With respect to our earlier definition of  $C$  time, discuss how the performance can be improved?

$$T = I_c * CPI * \tau = \sum_{i=1}^n (CPI_i * I_i) *$$


# Beyond *RISC*



## ► Beyond RISC

- Is it possible to achieve a performance beyond what is being offered by *RISC*?


# Beyond *RISC*



## ► Beyond RISC

- Machine with higher clock rate and deep pipelines have been called super pipelined.
- Machines that allow to issue multiple instructions (say 2-3) on every clock cycles called super scalar.
- Machines that pack several operations (say 32) into a long instruction word are called VLIW long-Instruction-Word machines.


# Super Scalar System



## ► Beyond RISC


- A super scalar processor reduces the average number of clock cycles per instruction beyond what is possible in a pipeline scalar *RISC* processor. This is achieved by allowing concurrent execution of instructions in
  - The same pipeline stages, as well as
  - Different pipeline stages
- Multiple concurrent operations on scalar quantities.

# Super Scalar System




## ► Beyond RISC

► Instruction Timing in a super scalar processor



# Super Scalar System




## ► Beyond RISC

### ➤ Fundamental Limitations

- Data Dependency
- Control Dependency
- Resource Dependency




# Super Scalar System



## ► Data Dependency


- Within the scope of data dependency we can talk about
  - Read after write (flow) dependency
  - Write after read (anti) dependency
  - Write after write (output) dependency
- The literature has referred to read after write as **flow dependency**, and write after read **or** write after write as **false dependency**.

# Super Scalar System




- ▶ Practically, write after read and write after write are due to storage conflict originated from the fact that in traditional systems we are dealing with memory organization that is globally shared by instructions in the program.
- ▶ Storage medium holds different values for different computations.

# Super Scalar System



- ▶ The processor can remove storage conflicts by providing additional registers to reestablish one-to-one correspondence between storage (register) and values through register renaming.

# Super Scalar System



- ▶ Two constraints are imposed by control dependencies:
  - An instruction that is control dependent on a branch cannot be moved before the branch,
  - An instruction that is not control dependent on a branch cannot be moved after the branch.

# Super Scalar System


- ▶ When instructions are issued in-order and complete in-order, there is one-to-one correspondence between storage locations (registers) and values.
- ▶ When instructions are issued out-of-order and complete out-of-order, the correspondence between register and value breaks down. This is even more severe when compiler optimizer does register allocation — tries to use as few registers as possible.

# Super Scalar System




- ▶ As noted before, achieving a higher performance means processing a given task in a smaller amount of time. To reduce the time to execute a sequence of instructions, one can:
  - Reduce individual instruction latencies, or
  - Execute more instructions concurrently.
- ▶ Superscalar processors exploit the second alternative.


# Super Scalar System



## ► General Configuration



# Super Scalar System




## ► General Configuration

- Instruction fetch unit acts as a producer, which fetches, decodes, and places decoded instructions into the buffer.
- Instruction execution engine is the consumer which removes instructions from buffer and executes them, subject to data dependence and resource constraints.
- Control dependences provides a feedback mechanism between the producer and consumer.



# Super Scalar System



## ► General Configuration

- Systems having this organization employ aggressive techniques to exploit instruction level parallelism.

# Super Scalar System




## ► General Configuration

- Wide dispatch and issue paths,  
Fetch, decode, and issue several instructions
- Large issue buffer,
- Large pool of physical registers,  
Register Renaming – False Dependence
- Large number of parallel functional units,  
Resource Dependence
- Speculation of past multiple branches.  
Control Dependence

Are some techniques that allow aggressive exploitation of Instruction Level Parallelism


# Super Scalar System



## ► Flow of Operations

- A typical superscalar processor fetches and decodes several incoming instructions at a time.
- The outcomes of conditional branch instructions are usually predicted in advance to ensure an uninterrupted stream of instructions.
- The incoming instructions are then analyzed for data and structural dependencies, and then independent instructions are distributed to functional units for execution.


# Super Scalar System



## ► Flow of Operations

- Simultaneously fetching several instructions, predicting the outcomes of, and fetching beyond conditional branch instructions,
- Exploit dynamic parallelisms in the program:
  - Determine true dependencies involving register values and communicating these values to target instructions during the course of execution,
  - Detect and remove false dependencies,
- Initiate or issue multiple instructions in parallel,


# Super Scalar System



## ► Flow of Operations

- Manage resources for parallel execution instructions, including:
  - Multiple pipeline functional units,
  - Memory hierarchy
- Committing the process state in correct order


# Super Scalar System



## ► Flow of Operations

- The key issue to the success of superscalar systems is the dynamic scheduling of instructions in the program.


# Super Scalar System



## ► Historical Perspective

- The development of architectures to exploit instruction level parallelism in the form of pipelining can be traced back to the design of the CDC6600 and IBM 360/91.
- Within the scope of these systems, practice showed a pipeline initiation rate at one instruction per cycle.

# Super Scalar System




## ► Summary

- Out-of-Order Issue, Out-of-Order Completion
- Super Scalar processor
- Dynamic exploitation of ILP
- General Configuration of Super Scalar
- Flow of Operations in a Super Scalar




# Super Scalar System



## ► Processing Flow

- An application is represented in a high level language program,
- This high level program is then compiled into a static machine level program — The static program describes a set of executions and its implicit sequencing model (the order in which instructions are executed).


# Super Scalar System



## ► Program Representation — High Level Construct

```
For 0 = i < last
    If a(i) > a(i+1)
        temp = a(i)
        a(i) = a(i+1)
        a(i+1) = temp
End
```


# Super Scalar System



## ► Program Representation — Assembly code

L2:	Move	r <sub>3</sub> , r <sub>7</sub>	r <sub>7</sub> points to an element of the
	LW	r <sub>8</sub> , (r <sub>3</sub> )	r <sub>8</sub> holds the i <sup>th</sup> element of the
	Add	r <sub>3</sub> , r <sub>3</sub> , 4	advancing the index
	LW	r <sub>9</sub> , (r <sub>3</sub> )	r <sub>9</sub> holds the i+1 <sup>th</sup> element of
	Ble	r <sub>8</sub> , r <sub>9</sub> , L3	
	Move	r <sub>3</sub> , r <sub>7</sub>	In this block i <sup>th</sup> and i+1 <sup>th</sup> ele
	SW	r <sub>9</sub> , (r <sub>3</sub> )	are swapped
	Add	r <sub>3</sub> , r <sub>3</sub> , 4	
	SW	r <sub>8</sub> , (r <sub>3</sub> )	
	Add	r <sub>5</sub> , r <sub>5</sub> , 1	
L3:	Add	r <sub>6</sub> , r <sub>6</sub> , 1	r <sub>6</sub> holds the index
	Add	r <sub>7</sub> , r <sub>7</sub> , 4	
	Blt	r <sub>6</sub> , r <sub>4</sub> , L2	r <sub>4</sub> holds the “last”


# Super Scalar System



## ► Processing Flow

- During the course of execution, the sequence of executed instructions forms a dynamic instruction stream.
- As long as instructions to be executed are sequential, static instruction sequencing can be bypassed and the processor can enter into the dynamic instruction sequencing mode, incrementing the program counter.


# Super Scalar System



## ► Processing Flow


- However, in the presence of conditional branches and jumps the program counter must be updated to a nonconsecutive address, creating control dependence.
- The first step in increasing instruction level parallelism is to overcome control dependencies.

# Super Scalar System



- ▶ **Control Dependencies** — Straight line code
  - Let us talk about control dependencies during the incrementing the program counter:
    - The static program can be viewed as a collection of basic blocks, each with a single entry point and a single exit point, refer to our example, we have 4 basic blocks.


# Super Scalar System



## ► Control Dependencies — Straight line code

- Once a basic block is entered, its instructions are fetched and execute to completion, therefore a sequence of instructions in a basic block can be initiated into a conceptual window of execution.
- Once the instructions are initiated, they are fetched and execute in parallel, subject only to the dependence constraints and availability of hardware resources.


# Super Scalar System



- ▶ **Control Dependencies — Conditional Branch**
  - To achieve a higher degree of parallelism, a scalar processor should address updates of program counter due to the conditional branches.
  - A method is to predict the outcome of a conditional branch and speculatively fetch and execute instructions from the predicted path.
  - Instructions from predicted path are entered the window of execution.




# Super Scalar System



- ▶ **Control Dependencies — Conditional Branch**
  - If prediction is later found to be correct, then speculation status of the instructions are removed and their effect on the state of the system is same as any other instructions.
  - If prediction is later found to be incorrect, speculative execution was incorrect and recovery actions must be taken to undo the effect of incorrect actions.

# Super Scalar System




## ► Processing Flow

- In our running example, the *ble* instruction creates a control dependence.
- To overcome this dependence, the branch can be predicted as not taken and the instructions between the branch and label being executed speculatively.

Move	$r_3, r_7$
SW	$r_9, (r_3)$
Add	$r_3, r_3, 4$
SW	$r_8, (r_3)$
Add	$r_5, r_5, 1$


# Super Scalar System



## ► Data Dependencies

- Instructions placed in the window of execution may begin execution subject to data dependence constraints.
- Note that data dependence comes in the form of
  - Read After Write (RAW),
  - Write After Read (WAR), and
  - Write After Write (WAW).


# Super Scalar System




## ► Data Dependencies

- Note that, among the three aforementioned dependence, RAW is the true dependence the other two are false (artificial) dependence.
- In the process of execution, the false dependencies have to be overcome to increase the degree of parallelism.


# Super Scalar System



## ► Data Dependencies




# Super Scalar System



## ► Processing Flow

- After resolving control and artificial dependencies, instructions are issued and begin execution in parallel.
- The hardware forms a parallel execution schedule.
- The execution schedule takes constraints such as true data dependence and hardware resource constraints into account.


# Super Scalar System



## ► Processing Flow

- A parallel execution schedule means instructions complete in an order different from the instructions order dictated by the sequential execution model.
- Speculative execution means that some instructions may complete execution beyond the scope of the sequential execution model.

# Super Scalar System





## ► Processing Flow

- Speculative execution implies that the execution results cannot be recorded permanently right away.
- As a result, results of an instruction must be held in a temporary status until the architectural state can be updated.
- Eventually, when it is determined that the sequential model would have executed an instruction, the temporary results are made permanent by updating the architectural state — Instruction is committed and retired.




# Super Scalar System

## ► Super Scalar Architecture



Fall 2010


# Super Scalar System



## ▶ Instruction Fetch and Branch Prediction

- For a super scalar implementation, the fetch pipeline must be able to fetch multiple instructions per cycle. To achieve this, it has been found useful to separate the instruction cache from the data cache.
- The number of instructions fetched per cycle should at least match the peak instruction demand and execution rate.
- Instruction buffer is used to smooth the instruction fetch irregularities due to cache misses and branches.


# Super Scalar System



## ► Instruction Fetch and Branch Prediction

- The default instruction fetching method is to increment the program counter by the number of fetched instructions.
- The handling of branch (specially the conditional branch) is critical to good performance of a super scalar processor. Processing conditional branches involves:
  - Recognizing the branch,
  - Determining the branch outcome,
  - Computing the branch target, and
  - Transferring control.

# Super Scalar System




## ▶ Instruction Fetch and Branch Prediction

### ➤ Recognizing the branch


- In general, recognizing the instruction type advanced, can speed up the instruction flow to execution buffer.
- This can be achieved by pre-decoding instruction prior to its residence in the cache. Each instruction in the cache is extended by bits.

# Super Scalar System

## ► Recognizing the branch



# Super Scalar System




## ► Instruction Fetch and Branch Prediction

### ➤ Determining the branch outcome

- Several techniques can be used to predict the outcome of a branch.
- Some predictors use static information, others use dynamic information based on the branch history.
- Note that, if prediction was incorrect, instruction fetching must be redirected to the correct path. In addition, if instructions were executed speculatively, they must be purged and their results must be nullified.

# Super Scalar System




## ► Instruction Fetch and Branch Prediction

### ➤ Computing the branch target

- Early calculation of the target branch can improve the performance.
- This can be sped up by having a branch target buffer that holds the target address that was used the last time the branch was executed.
- As an example PowerPC 64 uses the Branch Target Address Cache.

# Super Scalar System




## ► Instruction Fetch and Branch Prediction

### ➤ Transferring Control

- In case of a taken branch, there is at least one cycle delay — to recognize the branch, calculate the new program counter, and fetching instruction from the new target address.
- Several techniques can be used to mask out this delay:
  - Use instructions in the instruction buffer,
  - Fill out instruction buffer by taken and not taken paths.
  - Use of delayed branch.



# Super Scalar System




## ▶ Instruction Fetch and Branch Prediction


### ➤ Instruction Decoding, Renaming, and Dispatch

- At this stage, instructions from fetch buffer removed, examined, control and data dependencies are set up, and dispatched to instruction buffers associated with the functional units.
- Often to improve the degree of parallelism, this tries to remove the false dependence by renaming the physical storage locations as defined in instructions.


# Super Scalar System



## ► Instruction Fetch and Branch Prediction



# Super Scalar System



## ► Register Renaming

►  $R_3 \leftarrow R_3 \text{ op } R_5$

$R_{3b} \leftarrow R_{3a} \text{ op } R_{5a}$

►  $R_4 \leftarrow R_3 + 1$

$R_{4b} \leftarrow R_{3b} + 1$

►  $R_3 \leftarrow R_5 + 1$


$R_{3c} \leftarrow R_{5a} + 1$

►  $R_7 \leftarrow R_3 \text{ op } R_4$

$R_{7b} \leftarrow R_{3c} \text{ op } R_{4b}$

- Each assignment to a register creates a instance of the register.

# Super Scalar System




## ▶ Instruction Fetch and Branch Prediction

### ➤ Register Renaming

- There are two register renaming techniques
  - The physical register file is larger than the logical register file,
  - The physical register file is the same size as the logical register file.

# Super Scalar System



## ► Instruction Fetch and Branch Prediction

- Register Renaming — The physical register file is larger than the number of logical registers
  - A mapping table is used to associate a physical register with the current value of a logical register.
  - For each logical destination register a physical register, from the list of free registers, is extracted and association between the two is recorded in the mapping table.
  - As part of rename operation, for each source logical register the mapping table is investigated to find its associated physical register.


# Super Scalar System



- ▶ Instruction Fetch and Branch Prediction
  - Register Renaming — The physical register file is larger than logical register file

Before	Add $r_3, r_3, 4$	After	Add $R_2, R_1, 4$																																
Mapping Table	<table><tr><td><math>r_0</math></td><td><math>R_8</math></td></tr><tr><td><math>r_1</math></td><td><math>R_7</math></td></tr><tr><td><math>r_2</math></td><td><math>R_5</math></td></tr><tr><td><math>r_3</math></td><td><math>R_1</math></td></tr><tr><td><math>r_4</math></td><td><math>R_9</math></td></tr><tr><td></td><td>•</td></tr><tr><td></td><td>•</td></tr><tr><td></td><td>•</td></tr></table>	$r_0$	$R_8$	$r_1$	$R_7$	$r_2$	$R_5$	$r_3$	$R_1$	$r_4$	$R_9$		•		•		•	Mapping Table	<table><tr><td><math>r_0</math></td><td><math>R_8</math></td></tr><tr><td><math>r_1</math></td><td><math>R_7</math></td></tr><tr><td><math>r_2</math></td><td><math>R_5</math></td></tr><tr><td><math>r_3</math></td><td><math>R_2</math></td></tr><tr><td><math>r_4</math></td><td><math>R_9</math></td></tr><tr><td></td><td>•</td></tr><tr><td></td><td>•</td></tr><tr><td></td><td>•</td></tr></table>	$r_0$	$R_8$	$r_1$	$R_7$	$r_2$	$R_5$	$r_3$	$R_2$	$r_4$	$R_9$		•		•		•
$r_0$	$R_8$																																		
$r_1$	$R_7$																																		
$r_2$	$R_5$																																		
$r_3$	$R_1$																																		
$r_4$	$R_9$																																		
	•																																		
	•																																		
	•																																		
$r_0$	$R_8$																																		
$r_1$	$R_7$																																		
$r_2$	$R_5$																																		
$r_3$	$R_2$																																		
$r_4$	$R_9$																																		
	•																																		
	•																																		
	•																																		
Free list	$R_2, R_6, R_{13}$		$R_6, R_{13}$																																


# Super Scalar System



## ► Instruction Fetch and Branch Prediction

- Register Renaming — The physical register file is larger than the logical register file
  - After a physical register has been read for the last time, it can be returned to the free list to be reused.
  - A counter can be associated to each physical register,
    - It will be incremented whenever it is renamed as a source,
    - It will be decremented each time an instruction issued actually reads a value from the register.
    - A physical register is returned back to free space, if its counter reaches zero and corresponding logical register is renamed.


# Super Scalar System



- ▶ **Instruction Fetch and Branch Prediction**
  - **Register Renaming** — The physical register file is the same as logical register file
    - This model uses a so called reorder buffer that maintains proper instruction ordering (instructions that are dispatched but not yet completed) to handle precise interrupts.
    - Reorder buffer is organized as a circular queue.




# Super Scalar System




- ▶ **Instruction Fetch and Branch Prediction**
  - **Register Renaming** — The physical register file is the same as logical register file
    - As instructions are dispatched based on sequential ordering of the program, they are entered into the reorder FIFO buffer.
    - As instructions complete execution, their register values are inserted into the previously assigned entry, wherever it may happen to be in the reorder buffer.

# Super Scalar System




- ▶ **Instruction Fetch and Branch Prediction**
  - **Register Renaming** — The physical register file is the same as logical register file
    - When an instruction reaches the head of the buffer, if it is completed, it is removed from the buffer and its result is stored into the register file.
    - An incomplete instruction at the head of the buffer blocks the buffer until it completes.

# Super Scalar System




## ▶ Instruction Fetch and Branch Prediction

➤ Register Renaming — The physical register file is the same as logical register file




# Super Scalar System



## ▶ Instruction Issue and Execution

- Instruction issue is defined as the run-time checking for availability of data and resources.
- After decode/rename/dispatch phase, the next step is to determine which instruction types can be issued for execution.
- Three topologies have been discussed:

# Super Scalar System




## ▶ Instruction Issue and Execution

### ➤ Single Queue Model

- If there is a single queue and no out-of-order execution then renaming is not necessary and operand availability can be managed via a simple reservation bits assigned to each register.
- A register is reserved when an instruction modifying it is issued.
- A register is cleared when the instruction completes.
- An instruction is issued if there is no functional conflict and no reservation on its operand.

# Super Scalar System




## ▶ Instruction Issue and Execution

### ➤ Multiple Queue Model

- In this case, instructions are issued from each queue in order, but the queues may issue out of order with respect to one another.
- The instruction queues are organized according to the instruction types.

# Super Scalar System




## ▶ Instruction Issue and Execution

### ➤ Reservation Station

- In this case, instructions are issued out-of-order to the reservation stations simultaneously monitoring their source operand for availability of data.
- When an instruction is dispatched to the reservation station, any already available operand values are transferred from the register file into the reservation station.

# Super Scalar System




## ▶ Instruction Issue and Execution

### ➤ Reservation Station

- Reservation station compares the operand designators of unavailable data with the operand designators of completing instructions. When there is a match, the result value is pulled into the matching reservation station — sort of forwarding.
- When all the operands are available in the reservation station, the instruction may be issued.




# Super Scalar System



## ► Committing State

- The final phase of an instruction is commit or ready to commit state.
- In the commit state, the effects of the instruction are allowed to modify the logical state of the process.
- The purpose of this phase is to implement the appearance of a sequential execution model though the actual execution is not sequential due to speculative execution and out-of-order execution.


# Super Scalar System



## ► Committing State

- In one approach, the state of the machine at certain points are saved (checkpointed) either in a history buffer or a checkpoint.
- Instructions update the state of the machine as they execute and when a precise state is needed it is recovered from the history buffer.


# Super Scalar System



## ► Committing State

- In another approach, the state of the machine is separated into the:
  - Physical state, and
  - Logical (architectural) state.

# Super Scalar System




## ► Committing State

- The physical state is updated as the operation completes.
- The logical state is updated in sequential program order, as the speculative state of the operation is cleared. The speculative state is maintained in a reorder buffer.
- To commit an instruction, its result has to be removed from the reorder buffer into the architectural register file.


# Super Scalar System

## ► MIPS R1000 – General Configuration



Fall 2010


# Super Scalar System



## ► MIPS R1000

- Performs extensive dynamic scheduling,
- Fetches four pre-decoded instructions at a time from an instruction cache of 512 lines,
- Pre-decoding extends each binary instruction by 4 bits,
- Physical register file (64) is twice the logical register file (32),


# Super Scalar System



## ► MIPS R1000

- Supports a Branch prediction table of 512 entries a contained within the instruction cache mechanism. Each entry holds 2-bit counter to show the hi information,
- For predicted taken branch, one cycle is needed to redirect instruction fetching. During this cycle sequential instructions are fetched and placed in the resume cache — a space of four instructions blocks,

# Super Scalar System




## ► MIPS R1000

- In case of a predicted branch, a snapshot of register mapping table is taken — up to snapshots can be stored at the same time,




# Super Scalar System



## ► MIPS R1000

- Dispatches up to four instructions into t  
instruction queues:
  - Memory,
  - Integer, and
  - Floating point
- Instruction queues are 16 entries deep and c  
a full queue can block dispatch unit,

# Super Scalar System




## ► MIPS R1000

### ➤ Supports five functional units:

- An address adder,
- Two integer ALUs,
- A floating point multiplier/divider/square rooter
- A floating point adder


# Super Scalar System




## ► MIPS R1000

- Supports an on-chip 2-way set associative (Kb) primary cache and an off-chip second cache,
- Uses re-order buffer to maintain a precise state at the time of exception,
- Commits instructions in the original program sequence, up to four at a time.

# Super Scalar System




## ▶ DEC Alpha 21164 – General Configuration



Fall 2010


# Super Scalar System



## ▶ DEC Alpha 21164

- **Compromises** dynamic scheduling in favor of a high clock rate,
- Fetches four instructions at a time from an 8 KByte instruction cache,
- Has two instruction buffers, each capable of holding four instructions,
- Issues instructions from instruction buffer in program order. An instruction buffer must be empty before the other being used,


# Super Scalar System



## ▶ DEC Alpha 21164

- Instruction cache is enhanced by a branch history table, each entry is a 2-bit counter,
- At most one predicted and yet unresolved branch can exist at a time,
- Following instruction fetch and decode instructions are inspected and upon availability of operands they are issued — during process instructions are not allowed to pass another,


# Super Scalar System



## ▶ DEC Alpha 21164

- Supports four functional units:
  - Two integer ALUs,
  - A floating point adder, and
  - A floating point multiplier,
- Supports two level of on-chip caches:
  - Primary cache — dedicated each 8 Kbytes,
  - Secondary cache — unified 96 Kbytes.

# Super Scalar System



## ► Limitations

- Limit on instruction level parallelism,
- Complexity of superscalar.





# *Very Long Instruction Word* — VLIW

- ▶ Hardware complexity and scalability two major issues that question the value of the Super Scalar machines.
- ▶ Consider the following cases:



## *Very Long Instruction Word — VLIW*

- ▶ The instruction issue logic of PA-8000 (four issue Super Scalar machine with 100 instruction queue entries) occupies 20% of the die area.
- ▶ As the issue width increases the need for register renaming, complexity of bypassing, forwarding, and interlocks increase dramatically.

# *Very Long Instruction Word — VLIW*



- ▶ Increasing hardware complexity pays b  
lesser dividends:
  - Performance of a 200 MHz MIPS R5000 (a  
single issue machine) on SPEC95 is about 70%  
of a 200MHz MIPS R10000 (a four i  
machine).



# *Very Long Instruction Word — VLIW*

- ▶ **Commercial VLIW machines** introduced in early 80's.
  - **Multiflow delivered:**
    - Trace/200 — 256-bit 7 wide issue machine,
    - Trace/300 — 256-bit 7 wide issue machine, and
    - Trace/500 — 512, 1024-bit 14, 28 wide machine.
  - **Cydrome delivered:**
    - Cydra 5 — 256-bit 6 wide issue machine.



# *Very Long Instruction Word — VLIW*

- ▶ **Present commercial VLIW machines:**
  - IA-64 is a joint venture between Intel and H
  - Philips Trimedia processor, a DSP chip  
multimedia applications,
  - CRUSOE by Transmeta.




# Very Long Instruction Word — VLIW

## ► Basic Principle of VLIW Architecture

Original  
Source Code

Parallel Machine  
Code

Ha





## *Very Long Instruction Word — VLIW*

- ▶ Very Long Instruction Word (VLIW) design takes advantage of instruction parallelism to reduce number of instructions by packing several independent instructions into a very long instruction.
- ▶ The principle behind VLIW is similar to that of parallel computing — executing multiple operations in one clock cycle.



# *Very Long Instruction Word — VLIW*

- ▶ VLIW arranges all executable operations in a single word simultaneously — many statically scheduled, tightly coupled, fine-grained operations execute in parallel within a single instruction stream.
- ▶ Naturally, the more densely the operations can be compacted, the better the performance (lower number of long instructions).





# *Very Long Instruction Word* — VLIW

- ▶ During compaction, NOOPs can be used for operations that can not be used.
- ▶ To compact instructions, software must be able to detect independent operations.




# *Very Long Instruction Word* — VLIW

- ▶ A VLIW instruction might include two integer operations, two floating point operations, memory reference operations, and a branch operation.
- ▶ The compacting compiler takes ordinary sequential code and compresses it into very long instruction words through unrolling loops and a trace scheduling scheme.

# Very Long Instruction Word — VLIW

## ► Block Diagram





# *Very Long Instruction Word — VLIW*

- ▶ This organization is very similar to heterogeneous multiprocessor system, however
  - Each long instruction contains op. code to control individual processors,
  - Instructions are in a single flow of control — instruction is fetched, all the processors do individual operations, then the next instruction fetched — Only one locus of control,
  - Instruction word completely controls all communication among the processors.


# *Very Long Instruction Word* — **VLIW**



- ▶ VLIW fits somewhere between SIMD and MIMD in Flynn's taxonomy.
- ▶ VLIW consists of multiple functional units, a single control unit, and a single monolithic register file.
- ▶ The processor fetches from the instruction cache a very long instruction containing a set of primitive instructions, and dispatches them simultaneously for parallel execution.



# Very Long Instruction Word — VLIW





# *Very Long Instruction Word — VLIW*

- ▶ This architecture allows any functional unit to access any registered data. This implies too many ports to fully connect the register file to all functional units.
- ▶ More realistic solution, partitions register file into banks and allows a subset of functional units to have exclusive access to each register bank.



# *Very Long Instruction Word — VLIW*

- ▶ Assume the following FORTRAN code  
its machine code:

$$C = (A * 2 + B * 3) * 2 * i,$$

$$Q = (C + A + B) - 4 * (i + j)$$





# Very Long Instruction Word — VLIW

## ► Machine code:

1) LD A

3)  $t_1 = A * 2$

5)  $t_3 = t_1 + t_2$

7)  $t_4 = 2 * I$

9) ST C

11)  $t_5 = I + J$

13)  $t_7 = A + B$

15)  $Q = t_8 - t_6$

2) LD B

4)  $t_2 = B * 3$

6) LD I

8)  $C = t_4 * t_3$


10) LD J

12)  $t_6 = 4 * t_5$

14)  $t_8 = C + t_7$

16) ST Q

# Very Long Instruction Word — VLIW



Fall 2010

# Very Long Instruction Word — VLIW



LD0	LD1	INT0	INT1	FP0	FP1	BR
LD A	LD B					
LD I	LD J			$A * 2$	$B * 3$	
		$2 * I$	$I + J$	$t_1 + t_2$	$A + B$	
		$4 * t_5$		$t_4 - t_3$		
ST C					$C + t_7$	
				$t_8 - t_6$		
ST Q						

# *Very Long Instruction Word — VLIW*



## ▶ Summary

- VLIW — General Philosophy
- VLIW — General Configuration
- VLIW — Advantages and Disadvantages
- VLIW — An example

# *Very Long Instruction Word — VLIW*



- ▶ Assume a VLIW machine capable issuing two floating point operations, memory reference operations and integer/branch operation.
- ▶ Further assume the following loop:

# Very Long Instruction Word — VLIW



## LOOP:

LD	$F_0, 0(R_1)$	Load vector element into $F_0$
ADD	$F_4, F_0, F_2$	Add Scalar ( $F_2$ )
SD	$F_4, 0(R_1)$	Store the vector element
SUB	$R_1, R_1, \#8$	Decrement by 8 (size of a double)
BNZ	$R_1, Loop$	Branch if not zero

We will unroll the loop seven times to achieve optimal performance:



# Very Long Instruction Word — VLIW

	Memory Reference 1	Memory Reference 2	Fl. Point 1	Fl. Point 2	Inter
1	LD F <sub>0</sub> , 0(R <sub>1</sub> )	LD F <sub>6</sub> , -8(R <sub>1</sub> )			
2	LD F <sub>10</sub> , -16(R <sub>1</sub> )	LD F <sub>14</sub> , -24(R <sub>1</sub> )			
3	LD F <sub>18</sub> , -32(R <sub>1</sub> )	LD F <sub>22</sub> , -40(R <sub>1</sub> )	AD F <sub>4</sub> , F <sub>0</sub> , F <sub>2</sub>	AD F <sub>8</sub> , F <sub>6</sub> , F <sub>2</sub>	
4	LD F <sub>26</sub> , -48(R <sub>1</sub> )		AD F <sub>12</sub> , F <sub>10</sub> , F <sub>2</sub>	AD F <sub>16</sub> , F <sub>14</sub> , F <sub>2</sub>	
5			AD F <sub>20</sub> , F <sub>18</sub> , F <sub>2</sub>	AD F <sub>24</sub> , F <sub>22</sub> , F <sub>2</sub>	
6	SD F <sub>4</sub> , 0(R <sub>1</sub> )	SD F <sub>8</sub> , -8(R <sub>1</sub> )	AD F <sub>28</sub> , F <sub>26</sub> , F <sub>2</sub>		
7	SD F <sub>12</sub> , -16(R <sub>1</sub> )	SD F <sub>16</sub> , -24(R <sub>1</sub> )			
8	SD F <sub>20</sub> , -32(R <sub>1</sub> )	SD F <sub>24</sub> , -40(R <sub>1</sub> )			SUB
9	SD F <sub>28</sub> , -48(R <sub>1</sub> )				BNZ

# *Very Long Instruction Word — VLIW*



## ▶ VLIW Compiler Technology

- Effectiveness of VLIW architecture is heavily dependent on the exploitation of parallelisms in application program by the compiler.
- The compiler must be efficient and clever.
- VLIW compilers heavily use:
  - Speculative scheduling when branch is encountered,
  - Loop unrolling to expose more instruction level parallelism
  - Software pipelining,
  - Inlining to reduce the overhead associated with procedure calls, and
  - Trace Scheduling.



# *Very Long Instruction Word — VLIW*



- ▶ VLIW machine can actually run two possible paths of a branch.
- ▶ When the branch is computed at run time and the correct path is known, the incorrect branch is discarded and execution continues as if there were no branch.
- ▶ Consequently, the branch penalty can be almost zero compared to a scalar processor.

# *Very Long Instruction Word — VLIW*



## ▶ Trace Scheduling

- This technique is applied once all intermediate optimizations are complete and the code is at machine level instructions.
- Trace is a linear section of code that must be executed together.
- Trace scheduling is composed on two parts:
  - Selection, and
  - Compaction

# *Very Long Instruction Word — VLIW*



## ▶ Trace Scheduling

- Selection modules, recursively, selects the trace with highest probability of execution and sends it to the compaction module.
- Trace compaction uses several techniques to rearrange instructions within a trace to minimize wasted instructions in a long word and consequently, to reduce the total number of long words.

# Very Long Instruction Word — VLIW



## ► Trace Scheduling

- If an instruction in the trace is moved before a conditional jump to after the jump, a copy of it must be placed in the off-trace code of the jump.



1: $O_1$		2: if cond. $\longrightarrow$	1':
2: if cond. $\longrightarrow$	4: $O_3$	1': $O_1$	4:
3: $O_2$	5: $O_4$	3: $O_2$	5:

# Very Long Instruction Word — VLIW



## ► Trace Scheduling

- If a trace operation is moved above a rejoin trace, then a copy must be placed on the trace rejoin edge.





# Very Long Instruction Word — VLIW



## ► Trace Scheduling

- Block  $X$  is said to post dominate block  $Y$  if every path through  $Y$  must ultimately pass through  $X$ .





# Very Long Instruction Word — VLIW



## ► Trace Scheduling

- In some cases compensation code bookkeeping code is inserted into the program



# *Very Long Instruction Word — VLIW*



## ▶ IA-64 — General Philosophy

- A full 64-bit address space,
- Large directly accessible register file,
- Enough instruction bits to communicate information from compiler to hardware,
- Ability to express large amount of Instruction Level Parallelism.




# Very Long Instruction Word — VLIW



## ▶ IA-64 — Register Configuration

General Purpose Registers




First 32 registers are used Statically, and the rest will be used as Stacked/rotating registers. Stacked/rotating registers are used to support Procedure calls.

Fall 2010

# Very Long Instruction Word — VLIW

## ▶ IA-64 — Register Configuration

Floating Point Registers




Register rotating is used to ease the Task of allocating registers in software Pipelined loops.

Fall 2010

# Very Long Instruction Word — VLIW

## ▶ IA-64 — Register Configuration

### Special Application Registers



64 bits

Special purpose application registers are used to support features such as Register stack, Software pipelining, .

Fall 2010

# Very Long Instruction Word — VLIW

## ▶ IA-64 — Register Configuration

Branch Registers



Branch registers are used  
For indirect branches.

# Very Long Instruction Word — VLIW

## ▶ IA-64 — Register Configuration




Each bit represents the result of a conditional expression evaluation.

# Very Long Instruction Word — VLIW



## ▶ IA-64 — Instruction Format



# Very Long Instruction Word — VLIW

## ▶ IA-64 — Instruction Format (instruction bundle)



Template field specifies what type of Execution Units each instruction in a group requires.

# *Very Long Instruction Word* — VLIW



## ► Summary

### ➤ Compilation techniques to exploit ILP

- Loop Unrolling
- Trace Scheduling
- Software Pipelining
- Speculative scheduling

### ➤ IA-64

- General Configuration
- Register sets
- Instruction Format



# *Very Long Instruction Word — VLIW*



## ▶ IA-64

### ➤ Two levels of parallelisms are provided:

- **Instruction Level Parallelism** — Compiler creates instruction groups (a collection of instruction bundles) so that all instructions in an instruction group can be executed in parallel safely.
- **Control Flow Parallelism** — is provided executing compound And and Or conditions in parallel. This allows several multiway branches to be grouped together and executed in a single instruction group.

# *Very Long Instruction Word — VLIW*



## ▶ IA-64 — Compound Conditional Code

➤ Assume the following code:

```
If ((a = 0) || (b ≤ 5) || (c ≠ d) || (f > 10))  
    r3 = 8;
```

# Very Long Instruction Word — VLIW



## ▶ IA-64 — Compound Conditional Code

➤ In IA-64 the aforementioned code is expressed

Cmp.ne  $p_1 = r_0, r_0$

Add  $t = -5, b$

Add  $k = -10, f$

Cmp.eq.or  $p_1 = 0, a$

Cmp.ge.or  $p_1 = 0, t$

Cmp.ne.or  $p_1 = c, d$

Cmp.gt.or  $p_1 = 0, k$

( $p_1$ ) mov  $r_3 = 8$

# *Very Long Instruction Word — VLIW*



- ▶ IA-64 — Compound Conditional Code
  - Register  $p_1$  is initialized to false,
  - The conditions for each of the OR expressions is calculated in parallel, and
  - Final result of the  $p_1$  is used in the instruction.

# *Very Long Instruction Word — VLIW*



## ▶ IA-64 — Branches

- IA-64 reduces the negative effect of branches.
- It allows the compiler to generate the code to execute instructions from multiple conditional paths at the same time.

# *Very Long Instruction Word — VLIW*



## ▶ IA-64 — Branches

➤ Assume the following code:

```
If (r1 = r2)  
    r9 = r10 - r11;  
else  
    r5 = r6 + r7;
```

# Very Long Instruction Word — VLIW



## ▶ IA-64 — Branches

➤ In IA-64 we have the following:

Cmp.eq  $p_1, p_2 = r_1, r_2;$   
( $p_1$ ) sub  $r_9 = r_{10}, r_{11};$   
( $p_2$ ) add  $r_5 = r_6, r_7;$

Predicate registers

# *Very Long Instruction Word — VLIW*



## ▶ IA-64 — Branches

- Ability to calculate compound condition codes in parallel and associating a prediction to each statement allows compiler to build larger basic blocks and hence to increase degree of instruction level parallelism.





# *Very Long Instruction Word — VLIW*



## ▶ IA-64 — Branches

- Trace scheduling then will be applied extensively to schedule traces with high probability of execution earlier.

# Very Long Instruction Word — VLIW




## ► Speculative load

- Speculative load is an interesting technique that allows to speculatively early start execution of critical instructions (load).
- Load can be safely scheduled ahead of one or more branches.
- In case of exception, flag is raised and attached to load result — At runtime, a deferred exception token is written to the target register (extra bit of register).
- At proper moment, this flag is checked to redirect control to a fix-up code.

# Very Long Instruction Word — VLIW

## ► Speculative load



# Very Long Instruction Word — VLIW



## ► Speculative load

- Note that almost all instructions in IA propagate the tag on a register, as a result, entire calculation chains may be scheduled speculatively.
- The compiler only inserts a single *chk.s* (check speculate) to check the result of multiple speculative computations.

# Very Long Instruction Word — VLIW




## ▶ Data speculation

- IA-64 allows the compiler to schedule a before one or more prior stores — speculation.
- Advanced load instruction (*ld.a*) along advanced load check instruction (*chk.a*) used to accomplish this.

# Very Long Instruction Word — VLIW



## ► Data speculation



# *Very Long Instruction Word — VLIW*



## ► Data speculation

- An advanced load is a load that has been speculatively moved above store instruction which it is potentially dependent.



# *Very Long Instruction Word — VLIW*



## ▶ Data speculation

➤ Advanced load is similar to traditional load. During the run time, system records information such as:

- The target register,
- Memory address accessed, and
- Access sized

In the advanced load address table.

# *Very Long Instruction Word — VLIW*



## ▶ Data speculation

- When a store is executed, an associative lookup against the active advanced load address table is performed. If there is a match, the advanced load address entry is marked invalid (it is cleared).

# *Very Long Instruction Word — VLIW*



## ▶ Data speculation

- Later, when the `chk.a` is executed, hardware checks the advanced load address table for an entry installed by its corresponding advanced load.
  - If an entry is found, the speculation was successful and nothing will happen.
  - If no entry is found, there may have been a collision and the check instruction branches to a fix-up point to reexecute the code.

# *Very Long Instruction Word — VLIW*



## ► Questions

- Compare and contrast VLIW architecture against multiprocessor and vector processor (you need to discuss about issues such as flow of control, inter-processor communications, memory organization programming requirements).
- Within the scope of VLIW architecture, discuss the major source of problems.


# *Very Long Instruction Word — VLIW*



- ▶ VLIW machines are not software compatible with general purpose machine. Even they are compatible with themselves.
- ▶ Density of long instructions depend on the instruction level parallelism detected during the compilation. This could effect space utilization drastically.
- ▶ VLIW offers performance improvement.
- ▶ There is no need for extra hardware in order to do parallelism.

# Super Pipelined Processor

- ▶ In a super Pipelined Processor, the major stages of a pipelined processor are divided into sub-stages.
- ▶ The degree of super pipelining is a measure of the number of sub-stages in a major pipeline stage.



2-Stage Super Pipelined Processor

# Super Pipelined Processor



- ▶ Naturally, in a super Pipelined Processor, sub-stages are clocked at a higher frequency than the major stages.
- ▶ Reducing processor cycle time, hence higher performance, relies on instruction parallelism to prevent pipeline stalls in sub-stages.

# Super Pipelined Processor



- ▶ In comparison with Super Scalar:
  - For a given set of operations, the super pipelined processor takes longer to generate results than the super scalar processor.
  - Simple operations take longer time to execute in a super scalar than super pipelined, since there are no clock with finer resolution.



# Super Pipelined Processor




- From hardware point of view, super scalar processors are more susceptible to resource conflicts than super pipelined processor. As a result hardware should be duplicated for super scalar processor. On the other hand, in super pipelined processor, we need latches between pipeline sub-stages. This adds overhead to computation — degree of super pipelining could add severe overhead.

# Super Pipelined Superscalar Processor




- ▶ Since the number of instructions issued per cycle and the cycle time are theoretically orthogonal, we could have a super pipelined superscalar machine.




2-Stage 2-issue Super Pipelined Superscalar Processor

# *Beyond RISC*



- ▶ As noted before, achieving a higher performance means processing a given task in a smaller amount of time. To reduce the time to execute a sequence of instructions, one can:
  - Reduce individual instruction latencies, or
  - Execute more instructions concurrently.
- ▶ Superscalar processors exploit the second alternative.

# *Beyond RISC*



Faster Clock Rate

Lower CPI



Under pipelined  
Machine

RISC

Super pipeli


Superscalar

VLIW


Vector  
Machine

Fall 2010

# *Beyond RISC*




## ► Software pipelining



Fall 2010

# *Beyond RISC*




## ► Software pipelining

### ➤ Software pipelining requires

- Managing the loop count,
- Handling renaming the registers for the pipeline
- Finishing the work in progress when the loop ended.
- Starting the pipeline when the loop is entered, and
- Unrolling to expose cross-iteration parallelism.


# *Beyond RISC*



## ► Software pipelining

- Software pipelining is a technique reorganizes loops such that each iteration in software-pipelined code is made of instructions chosen from different iterations of the original loop — it interleaves instructions from different iterations without unrolling the loop.

# *Beyond RISC*




## ► Software Pipelining

LOOP:

LD	F <sub>0</sub> , 0(R <sub>1</sub> )	Load vector element into F <sub>0</sub>
ADD	F <sub>4</sub> , F <sub>0</sub> , F <sub>2</sub>	Add Scalar (F <sub>2</sub> )
SD	F <sub>4</sub> , 0(R <sub>1</sub> )	Store the vector element
SUB	R <sub>1</sub> , R <sub>1</sub> , #8	Decrement by 8 (size of a double)
BNZ	R <sub>1</sub> , Loop	Branch if not zero



# *Beyond RISC*



## ► Software Pipelining

Iteration i:

LD	$F_0, 0(R_1)$
ADD	$F_4, F_0, F_2$
SD	$F_4, 0(R_1)$

Iteration i+1

LD	$F_0, 0(R_1)$
ADD	$F_4, F_0, F_2$
SD	$F_4, 0(R_1)$

Iteration i+2

LD	$F_0, 0(R_1)$
ADD	$F_4, F_0, F_2$
SD	$F_4, 0(R_1)$

# *Beyond RISC*



## ► Software Pipelining

LOOP:

SD	F <sub>4</sub> , 16(R <sub>1</sub> )	Stores into M[i]
ADD	F <sub>4</sub> , F <sub>0</sub> , F <sub>2</sub>	Adds to M[i-1]
LD	F <sub>0</sub> , 0(R <sub>1</sub> )	Loads M[i-2]
SUB	R <sub>1</sub> , R <sub>1</sub> , #8	Decrement by 8
BNZ	R <sub>1</sub> , Loop	Branch if not zero